Principal Design Verification Engineer
Macpower Digital Assets Edge
bout the Role & Team:
Education & Experience:
- s part of the Design Verification Team , you will verify the circuitry that goes inside our chips for both the general market and specific customers. These chips utilize cutting-edge technology to facilitate high-speed data transfers. You will ensure each design meets rigorous customer specifications across major telecom, automotive, and technology sectors.
- s a leading member of the Network Switching Team , you will develop the architecture for functional verification environments (including reference models, bus-functional monitors, and drivers) and contribute to development methodologies. Your role may also include project management and leading a team of verification engineers at a project level.
- Test Planning & Execution: Write detailed verification test plans using random techniques and coverage analysis; collaborate with designers to ensure completeness.
- Environment Tuning: Develop tests and optimize environments to achieve defined coverage goals.
- Debugging: Debug failures and work closely with design teams to resolve complex issues.
- Tool Architecture: Architect, develop, maintain, and test software tools to streamline the design of state-of-the-art multi-core SoCs.
- Scalability: Transform engineering requirements into highly parallel, scalable, and user-friendly software tools.
- Testing: Perform unit and regression testing of internal software tools and verify boot code.
Education & Experience:
- Education: BS in Computer Engineering, Electrical Engineering, or Computer Science.
- Experience: BS: 10+ years of verification, firmware, and software development experience while MS/PhD: 5+ years of relevant experience is preferred.
- Leadership: Proven track record of leading Design Verification implementation activities and delivering successful tape-outs of complex SoCs under tight schedules .
- Methodologies: In-depth understanding and hands-on experience with SystemVerilog and UVM .
- Environment Building: Strong experience writing detailed test plans and building sophisticated, directed, and random-verification environments.
- Software & Scripting: Proficiency with scripting languages (Python or Perl) and EDA Verification tools.
- Software Design: Solid experience with Object-Oriented Design (OOD) and implementation.
- OS: Good understanding of Linux operating systems.
- Programming: Strong programming skills, specifically in C++ and ARM assembly .
- Understanding of networking protocols.
- Diligent, detail-oriented, and proactive with the ability to handle assignments with minimal supervision.
- Open-minded developer capable of accepting, processing, and working with differing opinions.
- Fast learner who thrives in a high-tempo, fast-paced environment.
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Principal Design Verification Engineer in Santa Clara, CA vacancy
$185k - $230k
...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential...PrincipalFlexible hoursNight shiftAstera Labs
San Jose, CA2 days ago$158.6k - $317.8k
...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position Summary...PrincipalPermanent employment$138k - $317.8k
...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position...PrincipalPermanent employment$158.6k - $317.8k
...to create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology. This...PrincipalFull timeLocal areaImmediate startVisa sponsorshipRelocation package- ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration...Principal
ACL Digital
San Jose, CA5 days ago - ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for... ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype...
Mirafra Technologies
San Jose, CA4 days ago - ...wide recognition, have assembled a world‑class engineering team and just closed a record funding round. They're hiring a verification engineer to help build their verification... ...infrastructure and test cases in collaboration with the design team Debug failures, create and track issues...
Platform Recruitment
San Jose, CA5 days ago - ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-...
AMD
Santa Clara, CA4 days ago - ...We are seeking a Principal Design Verification Engineer to lead the verification of complex SoCs and network switching solutions. This role involves developing advanced verification environments, driving verification methodologies, and collaborating closely with design...
Gravity Infosolutions
Santa Clara, CA4 days ago - ...our services based on turnkey, Offshore design center (ODC) or staff augmentation. Services... ...ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based validation, DFT,... ...causes, and collaborate with design engineers to resolve issues. Drive functional and...
Prodapt
Sunnyvale, CA4 days ago $115k - $268k
...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and...Contract workVentana Micro Systems
Cupertino, CA2 days ago$142.6k - $206.5k
...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out...Local areaShift workAltera (altera.com)
San Jose, CA1 hour ago$168k - $336k
...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow that improves verification efficiency and quality. You will demonstrate clear value in enabling schedule left‑shift...Full timeLocal areaShift workMicron Technology
San Jose, CA2 days ago- ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC...
AMD
Santa Clara, CA4 days ago - ...Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR... ...ingAnalyze protocol-level failures and debug iss uesWork with design teams to ensure spec complia Required Ski lls: Strong knowledge...
Lorven Technologies
San Jose, CA4 days ago $106.4k - $172.15k
...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability. You will define...Work at officePalo Alto Networks
Santa Clara, CA1 day ago$120k - $240k
...cloud inference services. Key Responsibilities Work with architects, designers, post‑silicon, and software engineers to ensure a high‑quality design that works for silicon. Develop and implement verification strategies, detailed tests, and coverage plans based on micro‑...Remote workCEREBRAS SYSTEMS INC.
Sunnyvale, CA3 days ago- ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job...
Apple
Cupertino, CA5 days ago - ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art... ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability....Contract work
CirrusLabs
Santa Clara, CA3 days ago $119.8k - $258k
...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute...Full timeSintegra
Sunnyvale, CA4 days ago$80 - $90 per hour
...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities...16 hoursContract workInfotree Global Solutions
Santa Clara, CA4 days ago$130k - $160k
...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. You’ll develop and execute verification plans, build scalable reusable testbenches, write SV‑UVM sequences, debug issues...Credo
San Jose, CA4 days ago- ...Looking for Design Verification Engineer with following skills: UVM / UPF / VIP System Verilog / VHDL SOC verification Python or TCL Seniority level Associate Employment type Contract Job function Management, Design, and Information Technology Industries Staffing and...Contract work
Millennium Software
San Jose, CA4 days ago $135k - $155k
...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. Design Verification Engineer (Silicon Engineering) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,...Permanent employmentTemporary workWorldwideSpaceX
Sunnyvale, CA5 days ago- ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering... ..., but also perpetually driven to design, develop, and test as a trusted partner... ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level...Remote work
RD SOLUTIONS INC
San Jose, CA5 days ago - ...modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next...WorldwideNight shift
Apple
Sunnyvale, CA3 days ago - ...Job Title: Interface Design Verification Engineer Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities Verify interface IPs for protocol compliance...
SWITS DIGITAL Private Limited
San Jose, CA5 days ago - ...Together, we advance your career. Together, we advance your career. The Role We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to...
AMD
San Jose, CA4 days ago $97.7k - $182.62k
...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)...16 hoursFull timeLocal areaCapgemini Engineering
Santa Clara, CA4 days ago- ...detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power... ...all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT...
Apple
Cupertino, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Design Verification Engineer. Be the first to apply!
Related searches
- principal cloud engineer Santa Clara, CA
- senior principal engineer Santa Clara, CA
- principal infrastructure engineer Santa Clara, CA
- general engineer Santa Clara, CA
- principal application developer Santa Clara, CA
- principal engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- director data engineering Santa Clara, CA
- data center chief engineer Santa Clara, CA
- chief engineer Santa Clara, CA