UVM Verification Engineer (ASIC/SoC)
$75k - $156kThe Charles Stark Draper Laboratory, Inc.
The Charles Stark Draper Laboratory, Inc. in Cambridge, MA is seeking a skilled engineer with expertise in integrated circuit design. The successful candidate will play a crucial role in designing circuits and evaluating hardware feasibility while mentoring junior staff. This position requires proficiency in SystemVerilog and a strong understanding of integrated circuits. The range for the base salary is $75,000.00 – $156,000.00, with additional benefits to support work-life balance. #J-18808-Ljbffr The Charles Stark Draper Laboratory, Inc.
- zeroRISC in Boston is seeking a SoC/ASIC Design Verification Engineer. In this role, you will develop and verify silicon in security-sensitive settings,... ...least 4 years of verification experience with tools like UVM and SystemVerilog. Join a innovative team making strides...Suggested
- ...or where they’re deployed. Role Overview As a zeroRISC SoC/ASIC Design Verification Engineer, you will develop, verify, and maintain silicon in security... ...-based verification methodologies and languages such as UVM and SystemVerilog or formal verification-based techniques...SuggestedFlexible hours
$75k - $150k
...research and development organization in Cambridge, MA, is seeking a motivated UVM Digital Verification Engineer. The role involves tackling verification challenges within FPGAs and ASICs. Candidates should have 3-5 years of experience or relevant master's experience,...Suggested$82.3k - $220k
SwiftCruit is seeking a motivated Senior UVM Digital Verification Engineer in Cambridge, Massachusetts. This role involves tackling verification challenges in FPGAs and ASICs, contributing to project planning, and mentoring junior engineers. The ideal candidate has a Bachelor...Suggested- A leading research and development firm in Cambridge, MA is seeking an experienced UVM Digital Verification Engineer to innovate digital and mixed-signal designs. The role involves designing circuits, developing verification plans, and contributes to complex hardware solutions...Suggested
$82.3k - $220k
...defense and space exploration to biomedical engineering, lives often depend on the solutions we... ...a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern verification...$75k - $150k
...defense and space exploration to biomedical engineering, lives often depend on the solutions we... ...is seeking a motivated and experienced UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern verification...Full timeLocal area$75k - $156k
...space exploration to biomedical engineering, lives often depend on the... ...designs. Develop and execute verification approaches, author verification... ...analysis tools. Develop UVM agents for proprietary buses,... ...degree in Integrated Circuits or ASIC hardware engineering....Full timeLocal area- Qualcomm in Cambridge is seeking a CPU Verification Engineer to work with Chip Architects on verifying CPU and SOC micro-architectures. This role involves developing detailed... ...should have significant experience in ASIC design and verification, a relevant degree, and...
- A technology startup in Boston is seeking a Senior ASIC Verification Engineer to lead verification efforts for silicon, IP, and subsystems. The ideal candidate has over 5 years of experience in ASIC/SOC verification and excels in technical leadership and stakeholder management...Visa sponsorshipRelocation package
- ...ASIC/FPGA Verification Engineer III | Lockheed Martin Join Our Team as a ASIC/FPGA Verification Engineer where you will work on the development of a sophisticated state-of-the-art avionics product in a world class Integrated Product Development environment. Location...Full timeWork at officeFlexible hours
- ...is looking for a Staff Design Verification Engineer to drive verification of a... ...subsystem used in high‑performance SoCs. In this role, you will own... .... 7+ years of experience in ASIC or SoC design verification.... ...experience with SystemVerilog and UVM‑based verification. Strong...Immediate start
- Riverlane is seeking a Staff Verification Engineer in Cambridge, MA to oversee verification for block, subsystem, and multi-FPGA system designs.... ...designers to deliver high-performance systems while developing UVM-based testbenches. The ideal candidate will need experience...
- A leading R&D innovation company in Cambridge is seeking a Senior Analog ASIC Validation Engineer. This role involves specifying, designing, and validating Application-Specific Integrated Circuits through various phases of product development. Candidates should have strong...
$82.3k - $220k
A leading technology firm is looking for a Senior Analog ASIC Validation Engineer in Cambridge, MA. This role involves designing, verifying, and validating application-specific integrated circuits. Candidates should possess strong proficiency in integrated circuit design...$82.3k - $220k
...defense and space exploration to biomedical engineering, lives often depend on the solutions we... ...Description Summary:**A Senior Analog ASIC Validation Engineer specifies, designs,... ...solutions on products for first silicon verification, characterization, qualification, and manufacturing...Full timeWork at officeLocal area$125.3k - $250.6k
...Position Overview The Field Application Engineer 3 plays a key role in driving... ...A strong understanding of Design and Verification concepts in ASIC & FPGA flow is required. Expert in Advanced... ...with Verilog/VHDL/SystemVerilog, UVM, PSL/SVA is mandatory. Experience with...Full timeFlexible hours- ...Technologies International LtdJob Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a... ...implement, and document IP (block/SoC) development for a variety of high... ...in our Cambridge officeAs a CPU Verification Engineer, Staff you will work with...Work experience placement
- ...all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT... ...Qualifications Proven experience in large processors and/or GPU/SOC designs Hands-on experience in directed or random...
$165.8k - $292.4k
...Design Verification Engineer Does making the next great technology product excite you? Imagine what... ...and performance of Apple's premier SOCs. This is a critical job within Apple's... ...Knowledge of verification methodologies like UVM. Experience with C/C++, assembly is...Relocation£90k - £115k per year
...remarkable progress and growing fast. About the role As a Staff Verification Engineer at Riverlane, you will take ownership of verification across... ...subsystem, and multi-FPGA system designs. Develop scalable UVM-based testbenches that push the boundaries of performance...Permanent employmentFull time- ...experience. ~8–12+ years (typical Principal level) in digital IC / ASIC / SoC design with significant hands-on RTL ownership. ~ Strong... ...architecture and PPA tradeoffs through RTL implementation, verification signoff, and tapeout handoff to physical design. ~ Strong...Work at officeImmediate start2 days per week
$115 per hour
A technology solutions provider is seeking Test & Verification Engineers of varying experience levels for a new software initiative focusing on CI/CD pipelines and AI tools. Candidates need a Bachelor's degree and relevant experience, with onsite work in Cambridge, MA....$77 - $82 per hour
Boeing Future of Flight is seeking a Software Engineer - Test and Verification 4 in Cambridge, MA, for a contract role. The position requires expertise in setting up test environments and collaboration with CI/CD teams to ensure quality through testing. Applicants need...Hourly payContract work$137k - $235.75k
Senior Robotics Verification & Validation (V&V) Engineering Manager Locations: Raynham, MA; Boston, MA Job Function: R&D Product Development Job Sub Function: R&D Software/Systems Engineering Job Category: People Leader About Orthopaedics Fueled by innovation at the...Local areaImmediate start$92 per hour
A leading technology firm is looking for Test & Verification Engineers at various experience levels for an engineering support role located in Cambridge, MA. The ideal candidates should have a strong programming background and familiarity with automated testing methodologies...Contract work- ...qualification (IQ) and operational qualification (OQ) of equipment and systems. Conduct job walks at the construction site with engineering teams to monitor progress and compliance. Collaborate with cross-functional teams to ensure project timelines and quality...Local areaFlexible hours
- ...Familiarity with using AI as an accelerator for creation and review of documents and testing. Requirements Bachelor's degree in Engineering, Pharmaceutical Sciences, Chemistry, Biology, or a related scientific or technical discipline. 8-10+ years of experience in pharmaceutical...
$72.8k - $80.1k
...documentation for CQV activities Write and execute protocols (field verification) Develop summary reports at client sites 2. Areas of... ...and Experience - Bachelor's degree in a science or engineering field (or equivalent experience) - 0 - 4 years' experience...Worldwide- ...Validation Engineer III The Validation Engineer III will serve as a key member of the validation team, providing expert-level support... ...which may include drug screening, reference checks, employment verifications, background screening and/or skills assessments....For contractorsWork at office
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to UVM Verification Engineer (ASIC/SoC). Be the first to apply!
- validation consultant Cambridge, MA
- verification engineer Cambridge, MA
- verification & validation engineer Cambridge, MA
- computer system validation engineer Cambridge, MA
- validation engineer Cambridge, MA
- validation specialist Cambridge, MA
- senior validation engineer Cambridge, MA
- senior verification engineer Cambridge, MA
- senior design verification engineer Cambridge, MA
- cleaning validation specialist


