Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal High-Speed I/O Architect (PCIe, CXL, UA Link) (San Jose)

$253.3k - $342.7k
Full-time

Arm Limited

Job Overview:

At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. You will work across markets including mobile, automotive, datacenter, networking, and IoT, contributing to production-quality silicon with top-tier performance and efficiency. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs.

Responsibilities:

  • Architect high-speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non-coherent communication architectures across a range of silicon products.
  • Define IP and subsystem roadmaps for high-speed I/O and interconnect technologies in close partnership with SoC architecture and core technology teams.
  • Lead early architecture engagements with customers, shaping system requirements and delivering clear, implementation-ready specifications.
  • Collaborate with performance, power, and physical design teams to optimize PCIe/CXL/UA Link subsystem behavior, bandwidth, latency, and overall system efficiency.
  • Develop SoC architecture integrating Arm IP and high-speed I/O subsystems to meet compute, memory, and interconnect performance targets.
  • Partner with software, firmware, and platform teams to optimize end-to-end solutions spanning hardware, drivers, and system software.
  • Support detailed use-case exploration, workload analysis, and performance modeling to guide architectural decisions.

Required Skills and Experience:

  • 8+ years of experience with coherency protocols, hierarchical cache design, and system-level coherency architectures.
  • Deep expertise in PCIe, CXL, and UA Link protocols, including link-level behavior, transaction flows, ordering models, memory expansion/pooling, die-to-die or chiplet connectivity, and host/device integration.
  • Consistent track record collaborating with performance, power, and physical design teams on the PCIe, CXL, and UA Link stack.
  • Strong knowledge in areas such as heterogeneous compute, PCIe/CXL/UA Link subsystem design, security, caching, memory systems.
  • Demonstrated communication and leadership skills with the ability to influence executive stakeholders and multi-functional teams.
  • Bachelor’s or Master’s degree (or equivalent) in Electrical or Computer Engineering with 10+ years of experience in semiconductor architecture, design, or related roles.

Nice To Have Skills and Experience:

  • Ability to thrive in dynamic environments with shifting priorities.
  • Constructive, strategic approach to challenge and improve status quo.
  • Track record of delivering complex projects on time and to spec.

In Return:

To join a newly forming Solution Engineering SoC architecture team with significant opportunities to impact the shape, definition, and culture of the team and help build our future success! This will be a fast paced and exciting environment with opportunities to demonstrate your strategic and innovative thinking while directly chipping in to current projects.

Arm is proud to have a set of behaviors that reflect our culture and guide our decisions, defining how we work collaboratively to defy ordinary and shape extraordinary!

  • Partner and Customer Focus
  • Collaboration and Communication
  • Creativity and Innovation
  • Team and Personal Development
  • Impact and Influence
  • Deliver on Your Promises

We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.

Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work:

#LI-MS1

Salary Range:

$253,300-$342,700 per year

We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.

Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email View email address on apply.placed-app.com. To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

#J-18808-Ljbffr
Vacancy posted 3 hours ago
Similar jobs that could be interesting for youBased on the Principal High-Speed I/O Architect (PCIe, CXL, UA Link) (San Jose) in San Jose, CA vacancy
  • $253.3k - $342.7k

     ...A leading technology firm located in San Jose, California, is seeking a High-Speed I/O Architect. The successful candidate will define and design innovative...  ...candidate will have extensive experience with PCIe, CXL, and UA Link protocols, along with the ability to... 
    Suggested
    Full time

    Arm Limited

    San Jose, CA
    3 hours ago
  • $262.7k - $355.4k

     ...Job Overview At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures—coherent and non...  ...Architect high‑speed interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent and non‑coherent communication architectures... 
    Principal
    Full time
    Shift work

    Arm

    San Jose, CA
    3 hours ago
  •  ...Arm is seeking a High-Speed I/O Architect in San Jose, California, to define and design innovative on-chip interconnect architectures for scalable...  ...as architecting high-speed interconnect subsystems like PCIe and CXL and collaborating with various teams to optimize performance... 
    Suggested
    Full time

    Arm

    San Jose, CA
    3 hours ago
  •  ...Piper Companies is seeking a Principal Hardware Architect in the San Jose, CA area to lead architecture and design of high-speed, high-power networking boards and support ASIC bring-up. This onsite role calls for a senior electrical engineering leader who can guide complex... 
    Suggested
    Full time

    Piper Companies

    San Jose, CA
    3 hours ago
  • $184k - $260k

     ...Senior Principal System Validation Engineer San Jose, CA Astera Labs (NASDAQ: ALAB...  ...Platform integrates CXL, Ethernet, PCIe, and UALink...  ...conformance to this high bar. Understand the...  ...knowledge of high-speed protocols like CXL...  ...requirements and SerDes link jitter budget.... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    3 hours ago
  • $210k - $260k

     ...Piper Companies is seeking a Principal Hardware Architect around San Jose, CA to join a cutting‑edge organization developing advanced networking hardware...  ...electrical engineering leader with deep expertise in high‑speed, high‑power board design who can guide complex... 
    Principal
    Full time

    Piper Companies

    San Jose, CA
    3 hours ago
  • $209.5k - $299.2k

     ...provider gives us the focus, speed, and agility to innovate...  ...About the Role As a Principal NoC IP Micro‑Architect, you will be responsible for...  ...and product teams to deliver high‑performance interconnect solutions...  ...) Primary Location San Jose, California, United States... 
    Principal
    Full time
    Work experience placement
    Local area
    Shift work
    Night shift

    PVH (Tommy Hilfiger/Calvin Klein)

    San Jose, CA
    3 hours ago
  • $209.5k - $299.2k

     ...provider gives us the focus, speed, and agility to innovate without...  ...About the Role The DFT Architect at Altera is a senior technical...  ...the forefront of innovation in high‑performance compute, AI acceleration...  ...America). Primary Location: San Jose, California, United States.... 
    Principal
    Full time
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    3 hours ago
  •  ...A leading technology firm is seeking an experienced engineer to develop and enhance PCIe/CXL AVIP and Virtual Bridge products. The ideal candidate should have a background in digital design, computer architecture, and system-level verification with substantial experience... 
    Principal
    Full time

    Cadence Design Systems, Inc.

    San Jose, CA
    3 hours ago
  • $200k - $275k

     ...at and on LinkedIn and X. Principal AI Accelerator ArchitectLead Boston, MA; San Jose, CA Team: MicroAI Role Summary...  ...utilizing Synopsys Platform Architect to translate insights into...  ...design expertise, encompassing high-speed and low-power RTL development,... 
    Principal
    Permanent employment
    Full time
    Work at office
    Shift work
    Day shift

    Analog Devices

    San Jose, CA
    3 hours ago
  •  ...Data Center team builds high-performance, power‑...  ...bring together system architects, packaging experts, and...  ...tradeoffs: pipeline stages, link widths, clock/power...  ...coherency interfaces (PCIe Gen5/6, CXL.cache/mem) and IOMMU/...  ...and UPF. Location: San Jose, California or... 
    Full time
    Night shift

    MediaTek

    San Jose, CA
    3 hours ago
  •  ...architecture for our next generation of high-speed connectivity silicon. You will define system...  ...- and chip-level architecture across PCIe, high-speed networking, and Ethernet-...  ...performance, power, latency, area, and cost Architect high-speed, low-latency data paths and... 
    Principal
    Full time

    Astera Labs

    San Jose, CA
    3 hours ago
  •  ...Altera is seeking a Principal NoC IP Micro‑Architect in San Jose, CA to lead end‑to‑end architecture and RTL design for high‑performance interconnect IPs within next‑generation FPGA platforms. You will collaborate across architecture, design, verification, software, physical... 
    Principal
    Full time
    Night shift

    PVH (Tommy Hilfiger/Calvin Klein)

    San Jose, CA
    3 hours ago
  •  ...Job Title: DE Principal Architect Location: San Jose, CA, USA ({{work_mode}}) Industry/Field: Retail Experience: 13-18 years Company: Tredence Job...  ...solution design. Why You Will Love This Job Join a highly collaborative and innovative team that values technical... 
    Principal
    Full time

    Tredence Inc.

    San Jose, CA
    3 hours ago
  • $231.1k - $358.2k

     ...Sr. Principal SoC Architect Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job Number: AI...  ...communities. Author deep technical documents. Author high‑quality architectural specifications, whitepapers,... 
    Principal
    Full time
    Work at office

    SiMa.ai

    San Jose, CA
    3 hours ago
  • $150k - $200k

     ...Principal AI/ML Architect Job in USA 2025 (USD 150,000 to 200,000) Are you ready to elevate your career...  ...and machine learning? Mogi I/O is hiring a Principal AI/ML Architect...  ...position is a full‑time opportunity based in San Jose, California. This role focuses on developing... 
    Principal
    Full time

    NewsNowGh

    San Jose, CA
    3 hours ago
  •  ...Astera Labs is looking for a Distinguished Engineer in San Jose, CA to lead the architecture of high-speed connectivity silicon for AI systems. This role involves defining system and chip architecture across PCIe and Ethernet-based subsystems, ensuring performance and... 
    Full time

    Astera Labs

    San Jose, CA
    3 hours ago
  • $209k - $230k

     ...Principal Power and Board Design Engineer San Jose, CA Astera Labs is a global leader in purpose...  ...Connectivity Platform integrates PCIe, CXL, and Ethernet...  ...Overview: We are seeking a highly skilled and experienced...  ...a focus on ASIC or high-speed digital designs.... 
    Principal
    Full time
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    3 hours ago
  • $262.7k - $355.4k

     ...Overview We are looking for experienced architects who are passionate about pushing the...  ...~ Cache and memory subsystems ~ PCIe, networking, or storage Strong background in either: High‑performance IO/networking (e.g., PCIE, CXL, InfiniBand, RoCE), or... 
    Principal
    Full time

    Arm

    San Jose, CA
    3 hours ago
  • $135k - $286k

     ...Micron Technology, Inc in San Jose is seeking a Product Architecture Engineer for DRAM. This key role involves defining how Micron's memory...  ...Electrical Engineering, and expertise in DRAM architectures and high-performance systems. We offer a competitive salary range of $135... 
    Full time

    Micron Technology, Inc

    San Jose, CA
    3 hours ago
  •  ...Advanced Micro Devices, Inc. is seeking a Principal Modeling Architect in San Jose, CA, responsible for leading advanced workload modeling for AI/ML and HPC in data center environments. Candidates should have over 12 years of experience in workload modeling and performance... 
    Principal
    Full time
    Remote work

    Advanced Micro Devices, Inc.

    San Jose, CA
    3 hours ago
  • $180k - $240k

    Overview AI Memory Solution Architect, Principal Engineer role at SK hynix America Office Location: San Jose, CA Job Type: Full-Time Work...  ...performance analysis to ensure high efficiency. Collaborate with...  ..., such as DRAM, HBM, NVMe, CXL and PCIe is a plus SKHYA is an Equal... 
    Principal
    Full time
    Work at office
    Local area

    SK hynix America

    San Jose, CA
    3 hours ago
  • $190.5k - $324k

    ## Senior Electrical PCIe EngineerSan Jose, California, United States of America...  ...PCIe Engineer at Micron in San Jose, CA, you will play a...  ...at the transaction and data link layers of the PCIe stack.* Develop...  ...5/Gen6).* Experience with high-speed serial interfaces including... 
    Full time
    Work experience placement
    Local area
    Immediate start

    Micron Technology, Inc

    San Jose, CA
    3 hours ago
  •  ...Altera in San Jose seeks a Principal NoC IP Micro-Architect to lead end-to-end architecture, RTL design, and validation of scalable NoC IPs for next-generation FPGA platforms. You will collaborate with architecture, design, verification, software, physical design, and... 
    Principal
    Full time
    Night shift

    Altera

    San Jose, CA
    3 hours ago
  • $209.5k - $299.2k

     ...solutions provider gives us the focus, speed, and agility to innovate without...  ...and edge. About the Role As a Principal NoC IP Micro‑Architect, you will lead the end‑to‑end architecture...  ...design, and product teams to deliver high‑performance interconnect solutions... 
    Principal
    Full time
    Local area
    Night shift

    191 Altera Corporation

    San Jose, CA
    3 hours ago
  • $184k - $260k

     ...A leading technology company in San Jose is seeking a Senior Principal System Validation Engineer. This position involves developing and executing validation...  ...or Computer Engineering, with extensive experience in high-speed protocols and automation techniques. The role offers a... 
    Principal
    Full time

    Astera Labs

    San Jose, CA
    3 hours ago
  • $203k - $250k

     ...Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™...  ...Labs is seeking motivated Principal / Senior Principal Post-Silicon...  ...of complicated SoC’s with high-speed interfaces such as PCIe/80...  ...speed, multi-gigabit data links over long and short channels... 
    Principal
    Full time
    Flexible hours

    Astera Labs

    San Jose, CA
    3 hours ago
  •  ...critical project outcomes. Ideal candidates will have over 15 years’ experience in analog and mixed-signal design, especially in high-speed technologies. Join a collaborative team that values deep technical ownership and innovation, while shaping the future of computing... 
    Full time

    AMD

    Santa Clara, CA
    3 hours ago
  •  ...A leading semiconductor company is seeking a Principal Hardware Engineer to design and develop high-performance electronic products. The ideal candidate will...  ...experience and a strong background in SOCs and high-speed signaling. This role involves technical leadership within... 
    Full time

    Broadcom

    San Jose, CA
    3 hours ago
  •  ...A leading global semiconductor company in San Jose is seeking a Senior Electrical PCIe Engineer to craft and verify next-generation PCIe components. The ideal...  ...device behavior, and collaborate with teams to ensure high-performance PCIe subsystems. This position offers... 
    Full time

    Micron Technology, Inc

    San Jose, CA
    3 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal High-Speed I/O Architect (PCIe, CXL, UA Link) (San Jose). Be the first to apply!