Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Tech Lead (ASIC/SoC)

$220k - $250k

MRL Consulting Group

CompetitiveCalifornia, United StatesSemiconductor PermanentA semiconductor startup based in Sunnyvale, CA is building next-generation graphics processors focused on maximizing performance and efficiency. The company takes a first-principles approach to engineering and is driven by a mission to reduce the barriers to creating, simulating, and consuming immersive digital experiences. Its culture emphasizes fearlessness, adaptability, and selfless collaboration in pursuit of ambitious technical goals.The team is seeking an experienced RTL Design Tech Lead to drive microarchitecture, RTL development, and technical execution across complex ASIC/SoC programs from architecture through tapeout. This role combines deep hands-on design expertise with leadership responsibilities, including mentoring engineers, driving design reviews and coding standards, collaborating cross-functionally with DV, PD, STA, and DFT teams, and ensuring high RTL quality through lint, CDC/RDC, low-power compliance, and silicon bring-up debugging.Candidates should have 10+ years of ASIC/SoC RTL design experience, strong expertise in SystemVerilog/Verilog, microarchitecture development, timing analysis, CDC/RDC methodologies, low-power design, and synthesis flows. Experience leading multiple successful tapeouts, debugging complex silicon issues, and operating effectively under aggressive schedules is essential. Preferred qualifications include advanced-node experience (12FFC, 7nm, 5nm), GLS expertise, DFT knowledge, familiarity with high-speed IPs such as DDR or PCIe, scripting in Python or Tcl, and experience working with foundries like TSMC in startup or first-silicon environments.This role requires a strong ownership mindset and the ability to balance individual technical contribution with team leadership. The Tech Lead will provide architectural guidance, mentor engineers, influence cross-functional decisions, and maintain high standards for engineering execution and design quality. Compensation ranges from $220,000–$250,000 annually in California, with benefits including fully covered medical, dental, and vision insurance, equity, 401(k) matching, and work-from-home hardware support.

Vacancy posted 9 hours ago
Similar jobs that could be interesting for youBased on the RTL Design Tech Lead (ASIC/SoC) in California vacancy
  • $200k - $300k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: Los Altos, CA...  ...equityRequirements: SoC Microarchitecture, RTL Design, IP Integration (UCIe, DDR, CPU/...  ...outcomes and partner with a Tier-1 ASIC design house through the process. As our... 
    Suggested

    CyberCoders

    Los Altos, CA
    3 days ago
  •  ...efficient architectures and contribute to ASIC Architecture, design and verification Understand our in-...  ...architecture definition and develop the necessary RTL Drive the chip-level integration,...  ...and integration of blocks into larger SOC environments Assist with Algorithm... 
    Suggested

    Intelliswift

    Menlo Park, CA
    3 days ago
  • $192k - $279k

    Lead the physical design implementation and strategy for high-performance silicon, with leadership scope...  ....Manage the full design cycle from RTL to GDSII, including critical sign-off closures...  ..., and timing closure) for high-speed ASICs in advanced process nodes.Experience in... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $186.9k - $267.7k

     ...grow. Because full product development—from design to qualification to production—is within...  ...architecture specification reviews.Implement Verilog RTL to meet timing and performance...  ...Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...the entire design cycle from RTL and insertion to ATPG, simulation...  ...similar)Prior experience with SoC integration and cross-... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $210.6k - $305.1k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...implementing incremental or transformative enhancements.Work closely with RTL, DFT, implementation, EDA vendors, and tool/flow teams to enable... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $143.8k - $230k

     ...seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon...  ...synthesizable SystemVerilog/Verilog RTL for complex digital blocks, control...  ...years of direct industry experience in ASIC/SoC digital design, with a proven track... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $159.2k - $215.3k

     ...Come work at Amazon!We're hiring a Lead Modem Engineer within a high performance ASIC design team. This team is using industry...  ...implementing the digital chip SOCs for communications via Low Earth...  ...specification to chip specification to RTL to optimizing timing / power to... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    San Diego, CA
    4 days ago
  • $220.92k - $311.89k

     ...:Job Description: Intel’s AI SoC organization develops cutting...  ...AI hardware.Role OverviewAs a Lead Senior Design Engineer - AI SoC Development...  ....Microarchitecture & RTL Development: Define and document...  ...design and implementation for ASIC/SoC development.Preferred QualificationsProven... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $168k - $336k

     ...into intelligence, inspiring the world to learn, communicate and advance faster than ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description: This is a position for lead member in Micron’s ASIC Verification and... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    2 days ago
  • $192k - $278k

     ...accumulator blocks, driving execution from RTL-to-GDSII including synthesis, floor-...  ...and area (PPA) tradeoffs to achieve optimal design closure.Develop and improve advanced physical...  ...electromigration (EM)/IR, and final signoff.Lead sub-chip execution and drive delivery,... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $192k - $279k

    Lead effort for timing constraint creation and validation...  ...sign-off for complex ASICs.Drive both static timing...  ...problems to Electronic Design Automation (EDA) vendors...  ...Lead collaboration with RTL design and DFT team for...  ...leading STA activities for SOC.Experience leading... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163.6k - $234.6k

     ...TeamCisco’s Client Optics Group (COG) designs & delivers the high-speed...  ...customers to deploy industry-leading optical technologies within...  ...Computer engineering and 8+ years of ASIC Design Verification experience...  ...verification for large-scale SoCs or subsystems.Experience... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Carlsbad, CA
    5 days ago
  • $189.3k - $271.5k

     ...TeamCisco’s Client Optics Group (COG) designs & delivers the high-speed...  ...customers to deploy industry-leading optical technologies within...  ...a hardworking and experienced ASIC Link Modeling Engineer to join...  ...(Perl, TCL)Knowledge of ASIC/SoC design flow, understanding of... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    Carlsbad, CA
    5 days ago
  • $183.8k - $263.6k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ASIC DFT - Emulation Technical Lead, you will play a critical role...  ...closely with front-end RTL, physical design, and ATPG teams... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $168.8k - $241.2k

     ...Because full product development—from design to qualification to production—is within...  ...One development organization as an ASIC DFT STA Technical Lead. You are a detail-oriented STA engineer...  ...experiencePrior working experience with RTL design, CDC/RDC and conformal... 
    Full time
    Temporary work
    Work experience placement
    Local area
    Flexible hours
    Shift work

    CISCO Systems

    San Jose, CA
    5 days ago
  • $183.8k - $263.6k

     ...full product development—from design to qualification to production—...  ...Impact:Define, design and verify ASIC and ASIC subsystems to be...  ...complex developments.What You’ll Do: Leads the CDC/RDC (Clock Domain...  ...implement robust and reusable RTL with CDC/RDC considerationsSpec... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $210.6k - $305.1k

     ...Switching, Routing, and Wireless products. We design the networking hardware for Enterprises...  ...and testing some of the most complex ASICs being developed in the industry. Your ImpactAs...  ...the testability features coordinated in the RTL. Work closely with the design/design-... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • $186.9k - $267.7k

     ...Routing, and Wireless products. We design the networking hardware for...  ...testing some of the most complex ASICs being developed in the industry...  ...ImpactAs an ASIC Technical Lead, you will stand at the absolute...  ...bridge the gap between front-end RTL, physical design, and post-silicon... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    7 hours ago
  • $192k - $279k

    Lead the functional verification team for significant portions of TPU designs, developing advanced functional verification infrastructure such as subchip, subsystem and fullchip level environments.Define and drive advanced verification strategies, including the use of simulation... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $75k - $232k

     ...come to work at Microchip because we help design the technology that runs the world. They...  ...divisions within Microchip. We work with leading edge CMOS and FinFET processes to produce...  ...validation support—across a range of advanced SoC projects. Your focus will be on key... 
    Full time

    Microchip Technology

    San Jose, CA
    2 days ago
  • $161.6k - $239.21k

     ...a place to thrive, learn, and lead. Your Team, Your ImpactAs Generative...  ...from systems-on-chip (SOCs) to systems of chips. In the era...  ...partnerships that include custom silicon/ASIC design, system integrators, HBM...  ...development, RTL coding (Verilog/SystemVerilog)... 
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    3 days ago
  • $168.8k - $241.2k

     ...full product development—from design to qualification to production...  ...ImpactSet vision and strategy for ASIC verification methodology and...  ...ASIC programs.Experience leading verification teams or projects...  ...multiple protocols and large-scale SoC architectures.Experience with... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $175k - $275k

     ...Cerebras to deliver industry-leading training and inference speeds;...  ...About The RoleAs a lead front-end design engineer, you will be a key...  ...role requires deep expertise in RTL design and integration, with a...  ...and management of external ASIC vendor. You will collaborate closely... 

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...microarchitecture for digital designs within the TPU.Develop...  ...Transfer Level (RTL) code, primarily in SystemVerilog...  ...of RTL.Experience with SOC implementation standards...  ...integration of complex ASIC designs, as this is a...  ...shaping the future of world-leading hyperscale computing,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $157.3k - $212.8k

     ...customers across all industries.Custom SoCs (System on Chip) live at the...  ...you’ll be responsible for the design and optimization of hardware in...  .... We’re looking for an ASIC Design Eengineer to help us trail...  ...performance, area and power-efficient RTL designs to meet project... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    5 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...change the world.Custom SoCs (System on Chip) live at the heart...  ...technologies. We’re looking for an ASIC Design Eengineer to help us...  ...performance, area and power efficient RTL to achieve design targets and... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $163k - $236k

    Lead advanced SoC integration projects from concept to final delivery, managing project...  ...schedules.Partner with ASIC teams on complex interposer and package design, and resolve multi-die physical...  ...complete ownership of the upper-level RTL hierarchy up to the package... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $159.2k - $215.3k

     ...team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways...  ...on pre silicon and post silicon environments.· Work with the design and communication systems team and participate in system level... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    San Diego, CA
    3 days ago
  • $220.92k - $311.89k

     ...seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts...  ...fabrics.- Collaborate with SoC architects, RTL designers, and firmware teams to...  ...IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Tech Lead (ASIC/SoC). Be the first to apply!