Interconnect Design Engineer
$158.76k - $194.04kSiFive, Inc.
- # ****About SiFive*****As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.*At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our and pages.**Job Description:****The Role:**SiFive is looking for a staff level hardware engineer who is passionate about designing industry-leading CPU and interconnect IP to help drive the tidal wave of adoption of RISC-V as the architecture of choice for SOC designs across a broad variety of vertical applications. We’re creating massively customizable IP and improving time-to-market by designing hardware as highly-configurable generators. We leverage technology and ideas from the software industry to execute hardware design with the agility of software development.We build and maintain multiple CPU lines, TileLink interconnects and other uncore/infrastructure IP using the Chisel hardware construction library embedded in the Scala language, and are seeking motivated individuals to enhance/evolve our existing IP as well as develop new IP. **The Challenge*** Designing the best interconnect IP in the world, based on the revolutionary open RISC-V and TileLink architectures* Mastering the art of designing hardware as configurable generators in a domain-specific software language for elaborating circuits* Working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance**Responsibilities*** Architect, design and implement an enhanced TileLink interconnect, cache controllers, protocol bridges, and other infrastructure/uncore logic as RTL generators in Chisel* Implement RTL generators such that elements self-configure to optimally connect to each other* Enhance future designs to provide higher performance, more efficient multi-core and multi-system coherence* Design extensive configurability in as a first-class consideration* Integrate new design content into SiFive’s Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software.* Perform initial sandbox verification, and work with design verification team to create and execute thorough verification test plans* Ensure that knowledge is shared via creation and maintenance of great documentation and participation in a culture of collaborative design**What you bring to the challenge*** Knowledge of cache and cache coherency architectures and concepts* Experience with NoC or other interconnect fabrics* Familiarity with industry-standard bus protocols (AXI, AHB, APB, CHI)* Ability to architect solutions to connect bus fabrics of disparate protocols* Strong software engineering skills/background, including: + Object-oriented, aspect-oriented, and particularly functional programming + Templated metaprogramming, in any language + Compiler infrastructures, particularly for domain-specific languages + Data modeling, particularly intermediate representations for optimizing or transforming compiler passes + Test-driven development, particularly ability to write adaptive unit tests* Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL* Attention to detail and a focus on high-quality design* Ability to work well with others and a belief that engineering is a team sport* BS/MS in EE, CE, CS or a related technical discipline, or equivalent experience**Nice to have*** Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software* Knowledge of RISC-V architecture* Experience with Git/Github, Jira, Confluence**Pay & Benefits**Consistent with SiFive values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location. Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location. The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.**Base Pay Range**$158,760.00-$194,040.00In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity. In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more!**Additional Information:**This position requires a successful background and reference checks and satisfactory proof of your right to work inUnited States of AmericaAny offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.*California residents: please see our job candidate notice for more information on how we handle your personal information and your privacy rights:* *.*
- J-18808-Ljbffr SiFive, Inc.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Interconnect Design Engineer in Austin, TX vacancy
- Dormont Manufacturing Co is seeking a Design Verification Engineer based in Austin, Texas. The ideal candidate will lead the verification of System IP, focusing on coherent interconnects and caches. With a strong emphasis on collaboration, you will engage with global teams...Suggested
$151k - $251.8k
...people around the world. Come build with us! Role and Responsibilities As a Design Verification Engineer, you will contribute to the verification of System IP, including coherent interconnects and caches. The ideal candidate will have a background in design verification...SuggestedHourly payFull timeRelocation$158.76k - $194.04k
SiFive is looking for a staff level hardware engineer who is passionate about designing industry‑leading CPU and interconnect IP to help drive the tidal wave of adoption of RISC‑V as the architecture of choice for SOC designs. We’re creating massively customizable IP and...SuggestedNight shift- ...achieve this, Apple’s best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high... ...with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy Description Design & Integration...SuggestedWork experience placementNight shift
$198.1k - $268k
...Mesh Network is a highly scalable, configurable system interconnect. It is used in a wide array of system sizes and applications... ...future product roadmap! Our group is seeking dedicated design verification engineers capable of completing our next generation of products!...SuggestedWork at officeLocal area- ...you will help build the next generation coherent interconnect to provide connectivity between CPU, GPU and... ...Every product that AMD sells has its own custom‑designed Infinity Data Fabric, so this role gives an engineer the opportunity to work on a broad array of products...Night shift
- Advanced Micro Devices is seeking an experienced RTL design engineer to join their Infinity Fabric Architecture team in Austin, TX. This role involves designing the next-generation interconnect for various products such as CPUs, GPUs, and accelerators. The ideal candidate...
- ...Client is looking for a systems validation engineer to provide thought subject matter... ...validation of SoC internal data system interconnect and data translation layers. THE... ...RESPONSIBILITIES: • Participate in systems design development throughout entire product...
Managed Staffing
Austin, TX5 days ago $59 - $62 per hour
...organization in the semiconductor industry, is seeking a SoC Memory Interconnect Validation Engineer to join their team. As a SoC Memory Interconnect... ...hour What's the Job? Participate in systems design development throughout the entire product lifecycle, from...Hourly payExperis/Manpower Group
Austin, TX2 days ago- ...organization in the semiconductor industry, is seeking a SoC Memory Interconnect Validation Engineer to join their team. As a SoC Memory Interconnect... ...: Austin, TX What's the Job? Participate in systems design development throughout the entire product lifecycle, from...Weekly payTemporary workFlexible hours
ManpowerGroup Global, Inc.
Austin, TX1 day ago - A leading technology company is seeking a highly experienced design engineer to develop and integrate complex chip designs. You will be responsible for owning all aspects of RTL development and collaborate with cross-functional teams to ensure timely delivery of high-quality...
- ...Design Verification Engineer Business Line Description: ~ Advanced Chip Engineering's Digital IP team defines and develops components... ...speed serial links, DMAs, cores, memory controllers, and interconnect. Job Summary: Defining and writing IP...Local area
NXP Semiconductors N.V.
Austin, TX2 days ago - ManpowerGroup Global, Inc. is hiring a SoC Memory Interconnect Validation Engineer in Town of Norway, Wisconsin. You will support the validation and development of advanced processor and graphics systems, collaborating with teams on comprehensive coverage of the data fabric...
$120k - $225k
...We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation... ...a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines that work together with...Latent AI
Austin, TX2 days ago$135.9k - $201.13k
...Marvell Custom Solutions Verification Engineer Marvell's semiconductor solutions are... ...innovation at the forefront of semiconductor design, working on cutting-edge System-on-Chips... ...SerDes (112G+), advanced die-to-die interconnects, custom HBM memory architectures, PCIe Gen...InternshipWork from homeMarvell
Austin, TX4 days ago- ...Bachelor s Degree in Computer Science/Engineering, or 4+ years of experience with a Master... ...in GPU, CPU, or advanced semiconductor design verification. Working knowledge of computer... ...of memory subsystem or coherent interconnects is a plus. Experience with performance-...
West Coast Consulting
Austin, TX3 days ago - ...-tier investors and staffed by leading engineers, Etched is redefining the infrastructure... ...history. Job Summary We are seeking a Design Verification Engineer to join our... ...Understanding of memory hierarchies, pipelines, interconnects, and compute accelerators. Familiarity...Work at officeShift work
$2,000 per month
...-tier investors and staffed by leading engineers, Etched is redefining the infrastructure... ...history. Job Summary We are seeking a Design Verification Engineer to join our... ...experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics. Strong...Work at officeRelocation packageShift workNight shift$80 - $110 per hour
...Job Description Job Description ASIC Design Engineer This role focuses on front-end RTL design for advanced image and video processing... ...with complex CPU/GPU-style architectures and high-speed interconnects. You will design and implement Verilog/SystemVerilog...Contract workTemporary workActalent
Austin, TX5 days ago- ...to join our team. We are looking to add a Wire Harness Design Engineer II to our team. If you enjoy working in a startup environment... ...on designing the critical power, digital, analog, and RF interconnects that turn boxes into systems. You will have the opportunity...Permanent employmentFull timeContract workWork experience placementLocal area
CesiumAstro
Austin, TX7 days ago $120k - $225k
...Description Job Description We’re hiring experienced RTL Design Engineers from junior to senior levels to play a key role in... ...components including datapaths, controllers, memory subsystems, and interconnects. Collaborate with architects and verification engineers...Mythic
Austin, TX22 days ago- ...our team. We are looking to add a Senior Wire Harness Design Engineer I to our team. If you enjoy working in a startup environment... ...focuses on designing the critical power, digital, analog, and RF interconnects that turn boxes into systems. You will have the opportunity...Permanent employmentFull timeContract workWork experience placementLocal area
CesiumAstro
Austin, TX7 days ago - ...optimize and deliver advanced solutions across chip design markets, including artificial intelligence,... .... The Role SiFive is looking for hardware engineers who are passionate about designing industry-leading CPU and interconnect IP to drive the adoption of RISC-V as the...Flexible hours
- ...the places where we live, work, and build. Job Summary The Design Engineer is responsible for designing photovoltaic (PV) solar energy... ...NEC, IEEE, NESC, IFC, IBC, local building codes, and utility interconnection standards. Support permitting and utility interconnection...For contractorsWork at officeLocal area
- ...architected specifically for decode. Rack‑scale co‑design of logic, data movement, packaging, optics and interconnect enables a step change in system level... ...seeking a highly skilled and motivated Senior/Staff Engineer with experience in both Physical Design and Digital...Permanent employmentWork at officeLocal area
- SoC Physical Design Methodology Engineer In this role, you will be directly involved in our physical design methodology efforts, collaborating... ...robustness, power, performance, and area (PPA) of our on‑chip interconnects. You will perform electrical analysis to understand how...
- ...platforms. Job Overview Saronic is seeking a skilled Electrical Wiring Interconnection System Engineer, responsible for creating the interconnect architecture for marine platforms at scale. These designs serve as blueprints for manufacturing of harnesses. The role...Permanent employmentTemporary workWork at office
$153k - $265k
...foundry providing a unique combination of design, development, and fabrication services... ...company is seeking a Design Verification Engineer with 8+ years of experience to join our... ...Exposure to RISC-V architecture. Knowledge of interconnect protocols like AXI, ACE, or CHI....Local area$153k - $290k
## Principal Design Verification EngineerApplylocations: Austin: Santa Clara: OFFSITEtime... ...is seeking a **Design Verification Engineer** with 8**+ years of experience** to join... ...Exposure to RISC-V architecture.* Knowledge of interconnect protocols like AXI, ACE, or CHI.*...Local area$143.15k - $265.85k
Staff Digital Design Engineer - SOC Low Power, Clocking & Integration page is loaded## Staff Digital Design Engineer - SOC Low Power, Clocking... ..., and silicon bring-up.* Architect and integrate SoC interconnects and bus fabrics, including AXI, AHB, APB, and other on-chip...Flexible hoursShift work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Interconnect Design Engineer. Be the first to apply!
Related searches
- senior product design engineer Austin, TX
- chief design engineer Austin, TX
- new product engineer Austin, TX
- director of product engineering Austin, TX
- manufacturing design engineer Austin, TX
- rtl design engineer Austin, TX
- soc design engineer Austin, TX
- product engineering manager Austin, TX
- semiconductor product engineer Austin, TX
- product engineer electrical Austin, TX