EDA Design Flow Engineer — Power Integrity & EM/IR
Intel Corporation
Intel Corporation in California is seeking an EDA Design Flow Development Engineer to shape the future of technology. In this role, you will develop and maintain critical analysis flows for custom IPs and embedded memories, focusing on transistor-level reliability verification. Ideal candidates should possess a strong background in power integrity analysis and must have significant experience with relevant tools. The position offers a competitive compensation package with hybrid work options. #J-18808-Ljbffr Intel Corporation
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the EDA Design Flow Engineer — Power Integrity & EM/IR in Santa Clara, CA vacancy
$141.91k - $269.1k
## EDA Design Flow Development EngineerApplylocations: US,... ...an EDA Tools Hardware Engineer, you will play a... ...groundbreaking innovations that power Intel's leadership in... ...electromigration (EM) and IR drop analysis flows... ..., power integrity analysis flows, and silicon...SuggestedLocal areaShift work$256.05k - $361.48k
...**## .Senior Physical Design Integration Engineer page is loaded## Senior... ...CPU physical design flow including synthesis, place... ...timing analysis, power/clock distribution, reliability... ...with industry EDA vendors to build and enhance... ...Formal Verification, EM/IR/PDN verification,...SuggestedWork experience placementLocal areaImmediate startFlexible hoursShift work- E-Space is seeking an experienced EM/IR Analysis Engineer in Saratoga, California. The role involves leading EM/IR drop analysis for complex SoC designs, defining power delivery network strategy, and collaborating with teams to ensure sign-off compliance. Candidates should...Suggested
$168k - $264.5k
...are looking for a physical design engineer to be a part of NVIDIA’s... ...edge of process technology, EDA tools, and PD flows through collaboration with... ..., with emphasis on PPA (Power, Performance, Area) and runtime... ...Solid understanding of EM and IR analysis and closure...SuggestedNVIDIA Gruppe
Santa Clara, CA5 days ago$114.8k - $213.2k
...part of the product engineering team working on Power Noise Reliability... ...in power integrity, 3DIC analysis &... ...optimization, AI driven IR mitigation &... ...optimization for digital designs. Work closely... ...methodologies and flows. Support... ...relation to IR and EM is a plus. Knowledge...SuggestedCadence Design Systems
San Jose, CA4 days ago$122.44k - $232.19k
...seeking physical design engineers passionate about innovation... ..., area, power, and scan coverage... ...trials; fix timing, EM/IR and DRC violations... ...scripts and define tool flows to manipulate... ...in chiplet integration and/or advanced packaging... ...) Experience in EDA/CAD software development...Local areaShift workIntel
Santa Clara, CA5 days ago$141.8k - $258.6k
...part of our Digital Design Engineering group, you’ll take imaginative... ...the opportunity to integrate and come up with new... ...library EDA view validation, by taking... ...correlation, signal and power EM analysis, IR analysis and PDV. You... ...understanding of the RTL2GDSII flow and concepts related...Relocation$100k
...looking for seasoned Physical Design Flow Engineers to develop implementation... ...methodologies for high‑performance, low‑power designs on advanced... ...‑on with industry‑standard EDA tools such as Fusion... ...environment. Best practices for integrating implementation, signoff, PV/...Permanent employment$149.1k - $215.93k
...Altera Corporation is looking for a Senior Design Automation Engineer in San Jose, California. This role... ...development, and optimization of automated flow systems that enhance design... ...for FPGA products. You will work with EDA vendors and teams to deliver innovative...191 Altera Corporation
San Jose, CA4 days ago$174k - $352.5k
...Principal Physical Design... ...Physical Design Flow and Place‐and‐Route... ...R) Development Engineer** to drive methodology... ...clock topology, power grid planning,... ...timing closure, IR/EM mitigation, and... ...Interface with EDA, library/PDK,... ...Power/thermal integrity (IR drop, EM reliability...Work experience placementWork at officeHewlett Packard Enterprise Development LP
Sunnyvale, CA1 day ago$138k - $198k
...degree in Electrical Engineering, Computer... ...experience in ASIC design, design automation... ...Experience with EDA tools and typical... ...and verification flows. Experience with... ...Experience with continuous integration systems (e.g., Jenkins... ...) technology that powers Google's most...Worldwide$122.44k - $232.19k
...Welcome!**.Physical Design Engineer - Neuromorphic... ...products that will power the coming era of... ...trials; fix timing, EM/IR and DRC violations... ...scripts and define tool flows to manipulate... ...in chiplet integration and/or advanced packaging... ...) • Experience in EDA/CAD software...InternshipLocal areaImmediate startShift workIntel
San Jose, CA4 days ago$230k - $400k
...floorplan-to-signoff physical design for one or more blocks of... ...develop AI-assisted tool flows to accelerate physical design... ...architects, RTL designers, EDA vendors, and foundries to... ...CoWoS, 2.5D / 3D), thermal / IR / EM signoff, signal integrity, or DFT-aware physical...Permanent employmentH1bVisa sponsorshipWork visaDensityAI
Mountain View, CA29 days ago$140k - $170k
...000 Credo is engineering the future of high... ...solutions that power the next... ...connectivity, integrating hardware, software... ...Cables(AECs) all designed for maximum performance... ...methodologies, flow automation,... ...with EDA tools such as Cadence... ...PrimeTime/Tempus), EM/IR-Drop/crosstalk...Local areaCredo Semiconductor, Inc.
San Jose, CA10 days ago- ...IVR / 3DIC Design Flow Engineer We are seeking a highly skilled and motivated... ...to lead development of Integrated Voltage Regulator (IVR) flows... ...critical to enabling efficient power delivery for AI and HPC... ...electronic design automation (EDA) tool vendors, analog/digital...Worldwide
TSMC
San Jose, CA2 days ago $168k - $264.5k
Senior Circuit Design Engineer - Power Delivery page is loaded## Senior Circuit Design Engineer - Power... ...understand challenges and benefits of integrated power delivery solutions.* Develop... ...etc.* Experience with industry standard EDA tools for AMS, EMIR, self-heating,...$168k - $264.5k
...looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing Power Circuits Solutions Group. If you... .../Software Architects, Power Integrity /Packaging experts and Product and... ..., industry standard silicon EDA tools (Cadence) and circuit simulators...- ..., our vision is to power global innovation and... ...: Designer will be responsible... ...analog and mixed-signal integrated circuit Must have... ...industry standard EDA tools (Cadence, Mentor... ...considerations such as EM-IR, SOA and VDR and relevant... ...digital design flow Experience...Temporary workImmediate startRemote workFlexible hoursShift work
Western Digital
San Jose, CA4 days ago $136k - $218.5k
## Senior Physical Design EngineerApplylocations: US... ...Physical Design Engineer to join our dynamic and... ...mixed signal teams to integrate Analog IO’s and macros... ...extraction, Cross talk, IR drop and EM analysis.* Work with the... ...methodologies and automate flows.* Scan insertion and...$100k
...is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff... ...through complex verification flows. A collaborative team player... ...in ESD planning, padring integration, bump/RDL strategies, and reliability analysis (IR drop, EM), with solid understanding...Permanent employmentNeura Market
Santa Clara, CA4 days ago$147.4k - $272.1k
Power System Design and Integration Engineer Cupertino, California, United States Hardware Imagine what you could do here. At Apple, new ideas have a way of... ...state space with components tolerance. Define Firmware flow for hardware control. Validate both hardware and...Contract workRelocation$116k - $166k
...degree in Electrical Engineering, Computer Engineering,... ...of experience in RTL design. Experience with digital... ...front-end engineering flows. About The Job In... ...Unit) technology that powers Google's most demanding... ...architecture and its integration within AI/ML-driven systems...Worldwide$138k - $198k
RTL Design and Integration Engineer, TPU and ML corporate_fare Google place Sunnyvale, CA, USA Apply Qualifications... ...optimizing for performance, power, and area. Experience with digital... ...and automating front‑end engineering flows. About the Job In this role, you’ll...Full timeWorldwide- ...player is seeking a skilled Physical Design Engineer to join their innovative team.... ...for multi-hierarchy low-power designs. Your expertise in RTL2GDSII flow and advanced technology nodes will... ...design issues, and contribute to the integration of ASIC/SoC designs. If you have...Long term contractRemote work
Central Business Solutions
San Jose, CA5 days ago $176.3k - $264.5k
...Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group ASICS... ...markets. As a key member of a fast paced Integrated Wireless Technology team you will be working... ...on WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power Intent/...Work experience placementWork from homeQualcomm
Santa Clara, CA4 days ago- ...Overview We are seeking a highly capable Customer Package Design Integration Engineer (2.5D / 3D Packaging) to ensure the successful execution... ...: ADK quality and usability Design methodologies and flows Documentation and training materials Contribute to strengthening...Full time
Rapidus Corporation US
Santa Clara, CA1 day ago $2,000 per month
...staffed by leading engineers, Etched is... ...exceptional Physical Design engineers to join... ...improve our design flows and iteration speed... ...flows, working with EDA vendors to incorporate... ...UPF-based low power design methodology... ...placement, CTS, routing, IR drop, and EM/antenna analysis...Work at officeRelocation packageEtched
San Jose, CA4 days ago- ...Description Physical Design Engineer Building AI chips... ...Running Physical Design flows to close blocks,... ...tool flows, working with EDA vendors to incorporate... ...Experience with UPF-based low power design methodology,... ..., CTS, routing, IR drop, and EM/antenna analysis ~ Deeply...
Ethan Alexander Group
Cupertino, CA8 days ago $190.61k - $269.1k
...cutting‑edge products powering a wide range of AI... .... If you are an engineer with strong... ...Verilog/SystemVerilog, integrate at top level, and... ...and timing‑clean designs Collaborate closely... ...automation and design flow optimization... ...industry standard EDA tools, including simulators...Local areaShift workIntel
Santa Clara, CA4 days ago$100k
...Tenstorrent is seeking a Physical Design Flow Engineer for a hybrid role based in Santa Clara, CA, Fort Collins, CO, or Austin, TX. This position... ...implementation flows and methodologies to enhance Power, Performance, and Area (PPA) for high-performance designs. The...Neura Market
Santa Clara, CA5 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to EDA Design Flow Engineer — Power Integrity & EM/IR. Be the first to apply!
Related searches
- asic digital design engineer Santa Clara, CA
- design assurance engineer Santa Clara, CA
- rtl design engineer Santa Clara, CA
- new product engineer Santa Clara, CA
- product design engineer Santa Clara, CA
- senior asic design engineer Santa Clara, CA
- product engineering manager Santa Clara, CA
- design engineer Santa Clara, CA
- senior fpga design engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA