Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer, TPU Integration and Automation

$138k - $198k

Google

Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience in ASIC design, design automation, or a related field. Experience programming in Python and shell scripting, and experience with SystemVerilog or other hardware description languages. Experience with EDA tools and typical ASIC design and verification flows. Experience with version control systems (e.g., Git, Perforce) and with build systems (e.g., Bazel, Make). Experience with continuous integration systems (e.g., Jenkins). Preferred qualifications Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience with data visualization tools and dashboard creation. Understanding of digital design principles. Proven ability to work independently on end-to-end tasks and projects. Strong communication and collaboration skills, with the ability to work effectively in a team environment. Excellent problem‑solving and debugging skills. About The Job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting‑edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job‑related skills, experience, and relevant education or training. US: $138,000 - $198,000 (USD) + 15% bonus target + bonus + equity + benefits Responsibilities Own Compute IP releases to the SoC. Enhance scripts and flows for SoC releases to reduce manual effort and cycle time for IP releases. Use Python to improve efficiency and quality in top-level IP assembly, focusing on connectivity and configuration. Automate IP versioning and integration for cross‑project consistency. Liaise between Design and Physical Design teams to refine automation for reliable, high‑quality branch handoffs. Partner with multi‑functional teams to deploy automation for development pain points and document methodologies. Maintain automated systems to validate tool flows and design health. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form. #J-18808-Ljbffr Google

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer, TPU Integration and Automation in Sunnyvale, CA vacancy
  • $138k - $198k

    Google Inc. is looking for an RTL Design Engineer in Sunnyvale, CA to enhance TPU integration and automation. This role involves managing Compute IP releases, utilizing Python for efficiency, and liaising between design teams for high-quality outcomes. The successful candidate... 
    Suggested

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

    RTL Design Engineer, TPU Integration and Automation Google, Sunnyvale, CA, USA Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience in ASIC design... 
    Suggested
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

    RTL Design and Integration Engineer, TPU and ML corporate_fare Google place Sunnyvale, CA, USA Apply Qualifications Bachelor's degree in Electrical...  ...RTL solutions, RTL design methodologies, and automating front‑end engineering flows. About the Job In this role... 
    Suggested
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    Google Inc. is seeking an RTL Design and Integration Engineer for its TPU team in Sunnyvale, CA. In this role, you will drive cutting-edge TPU technology, focusing on developing and integrating AI/ML hardware accelerators. The ideal candidate has a Bachelor's in Electrical... 
    Suggested

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • Google is looking for an RTL Design Engineer in Sunnyvale, California, to work on cutting-edge TPU technology. You will define microarchitecture, write performant RTL code, and collaborate closely to ensure functional correctness. This role impacts Google's AI advancements... 
    Suggested

    Google

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...experience with digital design using SystemVerilog RTL. Experience with Computer...  ...opportunity to drive cutting‑edge TPU (Tensor Processing Unit)...  ...TPU architecture and its integration within AI/ML‑driven... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...experience with digital design using SystemVerilog RTL. Experience with Computer...  ...opportunity to drive cutting‑edge TPU (Tensor Processing Unit)...  ...TPU architecture and its integration within AI/ML‑driven... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $156k - $229k

     ...degree in Electrical Engineering, Computer...  ...experience in ASIC design, including one project...  ...Experience debugging RTL using Verdi/VCS and automating tasks via Python or...  ...drive cutting-edge TPU (Tensor Processing Unit...  ...architecture and its integration within AI/ML-driven... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $138k - $198k

     ...acceleration, focusing on TPU technology that...  ...subsystem’s design micro‑architecture...  ...Develop SystemVerilog RTL to implement logic...  ...in Electrical Engineering, Computer Engineering...  ...Tcl, or Perl for automating design tasks and...  ...Delay‑Locked Loop integration. Experience implementing... 
    Full time

    Google

    Sunnyvale, CA
    5 days ago
  • $116k - $166k

     ...degree in Electrical Engineering, Computer Engineering,...  ...year of experience in RTL design. Experience with digital...  ...methodologies and automate front-end engineering...  ...to drive cutting‑edge TPU (Tensor Processing Unit...  ...architecture and its integration within AI/ML-driven systems... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

     ...to drive cutting‑edge TPU (Tensor Processing Unit...  ...worldwide, and leverage your design and verification...  ...TPU architecture and its integration within AI/ML‑driven systems...  ...‑transfer level (RTL) IP with a focus on chip...  ...s degree in Electrical Engineering, Computer Engineering,... 
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

    Google in Sunnyvale seeks a talented ASIC Design Engineer to drive cutting-edge TPU (Tensor Processing Unit) technology. You will enhance automation and work on impactful AI/ML applications, contributing to the development of custom silicon solutions. This role involves... 

    Google

    Sunnyvale, CA
    2 days ago
  •  ...company based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs...  .../ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality within data center... 

    Google Inc.

    Sunnyvale, CA
    4 days ago
  •  ...acceleration. This role focuses on developing custom silicon solutions and leveraging expertise in digital design, particularly in SystemVerilog RTL, to drive innovation in TPU technology. The successful candidate will create specifications, implement logic for ASIC products,... 

    Google Inc.

    Sunnyvale, CA
    3 days ago
  •  ...Sunnyvale is seeking a skilled engineer to innovate in AI/ML hardware...  ...involves developing SystemVerilog RTL for creating microarchitecture...  ...with validation and design teams to ensure quality and achieve...  ...to contribute to cutting-edge TPU technology and help shape the... 
    Full time

    Google

    Sunnyvale, CA
    1 day ago
  • Google Inc. is seeking an experienced engineer in Sunnyvale, CA to lead the high-performance ASIC design and RTL execution for AI hardware. The successful candidate...  ...experience in ASIC design and digital systems integration. Candidates will benefit from a competitive salary... 

    Google Inc.

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

     ...ML hardware acceleration, particularly in TPU technology. The successful candidate will have a strong background in ASIC RTL design and responsibilities include creating micro...  ...hold a Bachelor’s degree in Electrical Engineering or a related field and possess a minimum of... 

    Google

    Sunnyvale, CA
    3 days ago
  • $138k - $198k

    RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place Sunnyvale, CA, USA...  ...have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology...  ...specific focus on TPU architecture and its integration within AI/ML‑driven systems. The AI... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $128k - $312k

     ...hardware innovation. Comprising brilliant engineers and visionaries, the team designs and develops advanced AI inference...  ..., you will focus on Ethernet IP integration, SoC clocking and reset...  ...handling, and deliver high‑quality RTL designs optimized for AI workloads.... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    2 days ago
  • $156k - $229k

    Senior Design Technology Co-Optimization Engineer Google • Sunnyvale, CA, USA Qualifications...  ...Physical Design (RTL-to-GDS) or...  ...in scripting and automation using Tcl and Python...  ...Expertise in power integrity and reliability analysis...  ...drive cutting-edge TPU (Tensor Processing... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $138k - $198k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...years of experience with design verification....  ...verifying digital logic at RTL using SystemVerilog/UVM...  ...to drive cutting‑edge TPU (Tensor Processing Unit...  ...TPU architecture and its integration within AI/ML‑driven systems... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • jobr.pro is seeking skilled silicon micro-architects and design engineers to join our team in Mountain View, California. You will drive the...  ...background in SystemVerilog, high-performance computing integration, and SOC design methodologies. Competitive compensation including... 

    jobr.pro

    Mountain View, CA
    2 days ago
  • $138k - $198k

     ...s degree in Electrical Engineering, Computer Engineering,...  ...experience architecting RTL solutions employing software...  ...of digital design fundamentals, including...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...TPU architecture and its integration within AI/ML-driven systems... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $170k - $235k

     ...with the ultimate goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...‑architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    5 days ago
  • $100k - $180k

    Job Description Digital Design Engineering/RTL Design Services. Architecture and microarchitecture of System on a Chip (“SOC”) subsystems,...  ...generators (in Python), and/or high-level synthesis (“HLS”). RTL integration of SoC subsystems, IPs, sub-IPs, modules, and library... 
    Local area

    Wipro

    Mountain View, CA
    2 days ago
  • $160k - $220k

     ...collaborate towards our shared purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and implement key microarchitectural...  ...ensure high coverage and design correctness. Support integration of IPs into SoC-level environments. Work with... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  •  ...with the ultimate goal of enabling human life on Mars. SR. RTL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience...  ...‑architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/... 
    Worldwide

    SpaceX

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

     ...Apply Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...years of experience with digital logic design principles, RTL design concepts, and languages such as...  ...unparalleled performance, efficiency, and integration. Google's mission is to organize the... 
    Full time
    Worldwide

    Google Inc.

    Mountain View, CA
    4 days ago
  • $100k - $180k

    Wipro is seeking a Digital Design Engineer located in Mountain View, California, with 8-10 years of experience in VLSI Physical Place...  ...architecture development for System on a Chip subsystems and RTL integration. The role requires knowledge of System Verilog and power... 

    Wipro

    Mountain View, CA
    2 days ago
  • $158.76k - $194.04k

    Responsibilities Architect, design, and implement new features, performance...  ...generators using Chisel. Integrate new design content into...  ...in computer science, computer engineering, electrical engineering or...  ...professional experience with CPU RTL design in one or more of the... 

    SiFive, Inc.

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer, TPU Integration and Automation. Be the first to apply!