TPU Compute RTL Design Engineer — Equity & Impact
Google is looking for an experienced ASIC Design Engineer in Sunnyvale, California. In this role, you will take part in developing custom silicon solutions that power innovative consumer products. Your expertise will significantly impact the design and architecture of the next-generation data center accelerators. The position requires a Bachelor's degree in Electrical Engineering and substantial experience in digital design, particularly with SystemVerilog RTL. Competitive compensation includes a base salary of $163,000 - $237,000, along with bonuses and equity. #J-18808-Ljbffr Google
- ...seeking a skilled engineer to innovate in AI/ML... ...developing SystemVerilog RTL for creating... ...with validation and design teams to ensure quality... ...by bonuses, equity, and extensive benefits... ...to cutting-edge TPU technology and help... ...shape the future of computing. #J-18808-Ljbffr GoogleEmployment EquityFull time
$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...experience with digital design using SystemVerilog RTL. Experience with... ...opportunity to drive cutting‑edge TPU (Tensor Processing Unit)... ...8,000-$198,000 + bonus + equity + benefits. Our salary...Employment EquityFull timeWorldwide$163k - $237k
...degree in Electrical Engineering, Computer Engineering,... ...experience in ASIC design. Experience interacting... ...Design RTL Intellectual Property... ...features and their impact. Collaborate with... ...designs, focusing on TPU architecture and its... ...5% bonus target + equity + benefits....Employment Equity$138k - $198k
...acceleration, focusing on TPU technology that... ...subsystem’s design micro‑architecture... ...Develop SystemVerilog RTL to implement logic... ...and their impact. Work with Design... ...degree in Electrical Engineering, Computer Engineering, Computer... ...8,000 plus bonus, equity and benefits. Salary...Employment EquityFull time$163k - $237k
Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a... ...8 years of experience with digital design using SystemVerilog RTL. Experience with power,... ...$237000 (USD) + 15% bonus target + equity + benefits Responsibilities Work...Employment EquityWorldwide$163k - $237k
...degree in Electrical Engineering, Computer Engineering,... ...experience in ASIC design. Experience interacting... ...cutting‑edge TPU (Tensor Processing... ...Register‑Transfer Level (RTL) design for our... ...5% bonus target + equity + benefits.... ...features and their impact. Work with design...Employment EquityWorldwide$138k - $198k
...degree in Electrical Engineering, Computer Engineering,... ...-performance ASIC design. Experience architecting... ...or designing RTL solutions for digital... ...Design and verify TPU architecture and... ...5% bonus target + equity + benefits. Individual... .... They have no impact on statutory...Employment Equity$138k - $198k
...degree in Electrical Engineering, Computer Engineering, Computer... ...years of experience with RTL Design. Experience with... ...to drive cutting‑edge TPU (Tensor Processing... ...+ 15% bonus target + equity + benefits Google is... ...agreement. They have no impact on statutory payments...Employment EquityWorldwide- Google Inc. is seeking an experienced ASIC Design Engineer to help develop custom silicon solutions... ...years of experience with SystemVerilog RTL and a strong educational background in... ...range of $163,000 to $237,000, along with bonuses and equity. #J-18808-Ljbffr Google Inc.Employment EquityWork at office
$156k - $229k
...degree in Electrical Engineering, Computer Engineering, Computer... ...of experience in ASIC design, including one project... ...Experience debugging RTL using Verdi/VCS and automating... ...to drive cutting-edge TPU (Tensor Processing... ...00-$229,000 + bonus + equity + benefits. Our salary...Employment EquityFull timeWorldwide$138k - $198k
...degree in Electrical Engineering, Computer Engineering, Computer... ...years of experience with design verification.... ...verifying digital logic at RTL using SystemVerilog/UVM... ...to drive cutting‑edge TPU (Tensor Processing Unit... ...00‑$198,000 + bonus + equity + benefits. Our salary...Employment EquityFull timeWorldwide$138k - $198k
RTL Design and Integration Engineer, TPU and ML corporate_fare Google place Sunnyvale, CA, USA Apply Qualifications... ...degree in Electrical Engineering, Computer Engineering, Computer Science, a... ...is $138,000‑$198,000 + bonus + equity + benefits. Our salary ranges are determined...Employment EquityFull timeWorldwide$163k - $237k
...drive cutting‑edge TPU (Tensor Processing... ...and leverage your design and verification... ...accelerators that drive the computational workloads behind... ...‑transfer level (RTL) IP with a focus... ...in Electrical Engineering, Computer Engineering... ...target + bonus + equity + benefits Google...Employment EquityWorldwide$138k - $198k
...degree in Electrical Engineering, Computer Engineering, Computer... ...years of experience with design verification.... ...verifying digital logic at RTL using SystemVerilog/UVM... ...to drive cutting‑edge TPU (Tensor Processing Unit... ...+ 15% bonus target + equity + benefits Google is...Employment EquityWorldwide$138k - $198k
...acceleration, particularly in TPU technology. The successful... ...a strong background in ASIC RTL design and responsibilities include... ...Bachelor’s degree in Electrical Engineering or a related field and possess... ...$198,000, as well as bonuses and equity. #J-18808-Ljbffr GoogleEmployment Equity$138k - $198k
Google Inc. is seeking an RTL Design and Integration Engineer for its TPU team in Sunnyvale, CA. In this role, you will drive cutting-edge TPU technology,... ...functional collaboration. Salary ranges from $138,000 to $198,000 plus bonuses and equity. #J-18808-Ljbffr Google Inc.Employment Equity$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...years of experience in ASIC design, design automation, or a related... ...to drive cutting‑edge TPU (Tensor Processing Unit) technology... ...15% bonus target + bonus + equity + benefits Responsibilities...Employment EquityWorldwide$116k - $166k
...degree in Electrical Engineering, Computer Engineering, Computer... ...year of experience in RTL design. Experience with... ...to drive cutting‑edge TPU (Tensor Processing Unit... ...+ 15% bonus target + equity + benefits Responsibilities... .... They have no impact on statutory payments...Employment EquityWorldwide- Google Inc. is seeking a Soc Design Engineer in Sunnyvale, California, to shape the... .... This role involves driving TPU technology and working on SoC-level RTL design for advanced AI applications... ...$198,000 with a bonus target and equity options available. #J-18808-Ljbffr...Employment Equity
- ...Sunnyvale, CA is seeking an experienced engineer for an ASIC design role focused on management and control... ...candidate will work on SystemVerilog RTL for ASIC products and collaborate with... ...package including a bonus and equity options. #J-18808-Ljbffr Google Inc.Employment Equity
$138k - $198k
Google Inc. is seeking a High-Performance ASIC Designer in Sunnyvale, CA. The role involves designing RTL IP for AI and networking accelerators, working closely... ...compensation includes a salary range of $138,000 - $198,000 plus bonuses and equity. #J-18808-Ljbffr Google Inc.Employment Equity- Google Inc. is seeking an experienced engineer in Sunnyvale, CA to lead the high-performance ASIC design and RTL execution for AI hardware. The successful candidate will... ...will benefit from a competitive salary, bonuses, equity, and comprehensive benefits. #J-18808-Ljbffr...Employment Equity
$163k - $237k
Senior Design and Integration Engineer, Cloud TPU Sunnyvale, CA, USA. Level: Mid.... ...test plans and debug RTL, and collaborate with... ...Electrical Engineering, Computer Engineering,... ...15% bonus target + equity + benefits. Benefits... ...agreement. They have no impact on statutory payments...Employment Equity$138k - $198k
RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place... ...in electrical engineering, computer engineering, computer... ...opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology... ...$138,000-$198,000 + bonus + equity + benefits. Our salary...Employment EquityFull timeWorldwide$178.85k - $218.59k
## Staff RTL Design Engineer - CPU LS/PF/MMUApplylocations: Santa Clara, California... ...transforming the future of compute by bringing the limitless... ...that will have a huge impact on people's lives; making the... ...promote pay transparency and equity. We have a market-based pay...Employment EquityWork experience placement- Google is looking for an RTL Design Engineer in Sunnyvale, California, to work on cutting-edge TPU technology. You will define microarchitecture, write performant RTL code... ...to ensure functional correctness. This role impacts Google's AI advancements. The ideal candidate should...
$138k - $198k
...Sunnyvale seeks a talented ASIC Design Engineer to drive cutting-edge TPU (Tensor Processing Unit)... ...automation and work on impactful AI/ML applications,... ...role involves ownership of Compute IP releases, improving efficiency... ...$198,000 plus bonuses and equity. #J-18808-Ljbffr GoogleEmployment Equity$138k - $198k
..., driving cutting‑edge TPU technology that powers... ...You’ll work on SoC‑level RTL design for data center... ...designs. As a Soc Design Engineer on the TPU team you will... ...Electrical Engineering, Computer Engineering, Computer Science... ...) + 15% bonus target + equity + benefits. Learn more...Employment Equity$138k - $198k
...degree in Electrical Engineering, Computer Engineering, Computer... ...experience architecting RTL solutions employing software... ...of digital design fundamentals, including... ...to drive cutting-edge TPU (Tensor Processing Unit... ...00-$198,000 + bonus + equity + benefits. Our salary...Employment EquityFull timeWorldwide$158.76k - $194.04k
Responsibilities Architect, design, and implement new... ...Requirements BS/MS degree in computer science, computer engineering, electrical engineering or... ...professional experience with CPU RTL design in one or more of... ...pay transparency and equity. Base Pay Range: $158,760....Employment Equity
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to TPU Compute RTL Design Engineer — Equity & Impact. Be the first to apply!
- rfic design engineer Sunnyvale, CA
- senior asic design engineer Sunnyvale, CA
- product engineer Sunnyvale, CA
- ic design engineer Sunnyvale, CA
- semiconductor product engineer Sunnyvale, CA
- staff design engineer Sunnyvale, CA
- rtl design engineer Sunnyvale, CA
- network design engineer Sunnyvale, CA
- digital design engineer Sunnyvale, CA
- industrial design engineer Sunnyvale, CA
