Senior ASIC DFT & DV Engineer (Hybrid)
Jobleads-US
Cisco Systems, Inc.- Silicon One team is looking for a seasoned test engineer to lead DFT planning, develop test benches, and verify complex silicon designs. The role emphasizes collaboration with design, verification, and PD teams to ensure robust test coverage across ATE screening and in-system diagnostics.
The candidate will contribute to innovative hardware DFT strategies for new silicon models, including bare die and stacked die layouts, while crafting reusable debug methods and ensuring
#J-18808-Ljbffr Jobleads-USVacancy posted 9 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC DFT & DV Engineer (Hybrid) in San Jose, CA vacancy
- ...Systems, Inc. is seeking an experienced engineer to lead test planning and design-for-test... ...platforms. You will craft test benches, verify DFT architectures, and collaborate with... ...and cross‑functional collaboration in a hybrid work setting. #J-18808-Ljbffr Jobleads...Senior
$167.7k - $245.2k
...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s... ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening... ...QualificationsBachelor’s in Electrical Engineering or equivalent with at least 7+ years (or...SeniorFull timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA3 days ago$167.7k - $245.2k
...expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's... ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening... ...Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week- ...in San Jose, CA is seeking a Failure Analysis Engineer to join the Quality and Reliability group. You will perform failure analysis on ASIC products, requiring problem solving and strong technical FA background. Hybrid work with 3+ days in the office and close collaboration...SeniorWork at office
- ...Cisco's Common Hardware Group is seeking an ASIC Design Verification Engineer to advance DV infrastructure and verification for state-of-the-art data center ASICs powering global networks. You will architect and maintain DV environments, build block/cluster test benches...Senior
Anysilicon
San Jose, CA1 day ago $168k - $264.5k
...us today. Design-for-Test Engineering at NVIDIA works on groundbreaking... ...creative solutions for DFT architecture, verification and... ...architecture, chip architecture, ASIC design, verification, CAD, VLSI... ...we want to hear from you! #LI-Hybrid Your base salary will be determined...SeniorFull timeNVIDIA
Santa Clara, CA3 days ago- Palo Alto Networks, Inc. is seeking a Senior/Lead ASIC Emulation Engineer to drive emulation architecture, verify complex SoCs, and bridge hardware design with software bring-up. You will collaborate with Design, Verification, and Software teams, build scalable emulation...Senior
$186.9k - $267.7k
...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s... ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening... ...program to meet local requirements.Job SummaryJob number: 2027718Profession: Product and EngineeringFull timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA3 days ago- ...Meta is seeking an ASIC Engineer specializing in Design for Test (DFT) on the Infrastructure Silicon team. You will architect testability solutions for large-scale ASICs and drive DFT strategies from RTL to silicon bring-up. Responsibilities include achieving high...Senior
- ...Hewlett Packard Enterprise invites a Senior ASIC Verification Engineer to join our dynamic team in Sunnyvale, CA on a hybrid schedule requiring ~2 days in office weekly. You will design, verify and validate VLSI blocks, build test benches in SystemVerilog/UVM, and collaborate...SeniorWork at office
Hewlett Packard Enterprise Company
Sunnyvale, CA4 days ago - Hewlett Packard Enterprise is seeking a Senior ASIC Verification Engineer to shape verification strategy for complex VLSI blocks in a hybrid work setting in California. The role leads teams, designs testbenches, and collaborates with SW and design peers to ensure robust...Senior
$136k - $218.5k
...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to... ...logic synthesis and equivalence checking/FV.Understanding of DFT logic and experience with DFT timing closure for various modes...SeniorFull timeNvidia
Santa Clara, CA4 days ago$167.7k - $245.2k
...definition, architecture and design and verification of high performance ASICs• Owns complex or multiple functional areas• Develops reusable... ...ASIC and Apps, with limited external scope• Leads design and DV work by solving block level issues and participates in chip level...SeniorFull timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA3 days ago$120k - $220k
...our overall quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you will be responsible... ...experience in Design-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with industry-standard...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shifteSpace
Saratoga, CA4 days ago- ...that drives great outcomes. Job Summary Your Career As a Senior/Lead ASIC Emulation Engineer on the ASIC team, you will drive the execution,... ...You will define emulation architecture, build scalable hybrid co-emulation environments, accelerate pre-silicon software...SeniorFull timeCasual workWork at office
- ...Etched.ai, Inc. is seeking a Formal Verification Engineer to drive formal verification across custom IP, interface IP, and SoC subsystems for our ASICs in San Jose. You will collaborate with architects, RTL designers, and DV teams to prove design correctness and uncover...Senior
- ...qualification, reliability, and RMA testing for Silicon One ASICs, using ATE platforms and silicon debugging to ensure production... .... As part of this role you will partner with Product Test Engineering, DFT, and Design Engineering to define test strategies, analyze data...Senior
020 Cisco Systems, Inc.
San Jose, CA2 days ago $129.4k - $207k
...Sign-In before you apply.Job Description:Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position. The successful candidate will be... ...ATE and RMA supportWorking closely with STA and DI Engineers design closure for testGenerating, Verifying & Debugging...Full timeLocal areaBroadcom
San Jose, CA3 days ago$125.7k - $203.1k
...will be in the Silicon One development organization as an ASIC Design for Test Engineer with a primary focus on Design-for-Test. You will work with... ...Physical Design teams to understand chip architecture and drive DFT requirements early in the design cycle. You will: Implement...Full timeTemporary workWork experience placementInternshipLocal areaFlexible hoursCISCO Systems
San Jose, CA18 hours ago$155k - $222.6k
...:You will be in the Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with Front... ...design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team...Full timeTemporary workLocal areaFlexible hoursCISCO Systems
San Jose, CA3 days ago- ...ContractPosted: 2026-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer... ...be part of the engineering organization supporting the DFT and ASIC verification efforts for next-generation coherent...SeniorTemporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA3 days ago - Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic....SeniorImmediate start
MoTek Technologies
San Jose, CA4 days ago $194.6k - $285.7k
...or if a sufficient number of applications are received.This is a hybrid role with three days per week at our San Jose, CA office.Acacia... ...communications products. We optimize design that will integrate into the ASIC. Our team interacts with other Acacia groups including digital/...SeniorFull timeTemporary workWork at officeLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA2 days ago$168k - $264.5k
...lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s... ...UPF power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++ programming language...SeniorFull timeNvidia
Santa Clara, CA18 hours ago$136k - $218.5k
...a lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and... ...driving efficiency gains outside your core RTL or DV tasks.Strong curiosity about how complex systems...SeniorFull timeNvidia
Santa Clara, CA18 hours ago$136k - $218.5k
...NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers the... ...processor pipeline verification is desirable. #LI-Hybrid Your base salary will be determined based on your location...SeniorNVIDIA
Santa Clara, CA4 days ago$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted...SeniorFull timeNvidia
Santa Clara, CA1 day ago$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously...SeniorFull timeNvidia
Santa Clara, CA2 days ago- ...balance and flexibility through our Hybrid Work Model.Job DescriptionKey... ...with Firmware and Software Engineers to ensure seamless integration... ...highly motivated and hands-on Senior Hardware Engineer to play a... ...manufacturing (DFM), design-for-test (DFT), and product lifecycle...SeniorFull timeContract workFor subcontractorLocal areaRemote work
Brambles
Santa Clara, CA4 days ago - ...software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software... ...exceptional talent in onsite, hybrid, and fully remote roles. Cornelis Networks is hiring a Senior ASIC Verification Engineer with advanced...SeniorFull timeRemote workFlexible hours
Cornelis Networks
San Jose, CA18 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC DFT & DV Engineer (Hybrid). Be the first to apply!
Related searches
- senior business development San Jose, CA
- american senior communities San Jose, CA
- senior devops engineer remote San Jose, CA
- senior information technology project manager San Jose, CA
- senior vmware engineer San Jose, CA
- sr electrical engineer San Jose, CA
- sr marketing manager San Jose, CA
- senior dynamics crm developer San Jose, CA
- senior development executive San Jose, CA
- senior cost engineer San Jose, CA