Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Co-Design Engineer, Google Cloud TPU

$192k - $279k

Google

Co-Design Engineer, Google Cloud TPU Sunnyvale, CA, USA Advanced Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders; deep expertise in domain. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience in computer architecture, chip architecture, or hardware-software co-design. Experience developing systems for performance modeling, simulation, or system analysis. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience architecting hardware solutions or performance optimizations for large-scale ML training and inference. Experience with deep learning frameworks such as TensorFlow or PyTorch. Deep understanding of ML trends, business drivers, and the software ecosystem. Ability to engage and collaborate with hardware designers, software architects, and ML researchers. About the job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google’s most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google’s TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. As a Staff Co-Design Engineer on the TPU Architecture team, you will act as a key technical anchor bridging the gap between model architecture innovation and next-generation hardware design. Operating cross-functionally across AI research and engineering, you will help shape the architectural roadmap for our future machine learning serving and training capabilities. You will drive the integration of Machine Learning (ML) research such as the training and serving of massive foundation models with advanced silicon architectures to deliver industry-leading, high-performance, and power-efficient accelerators. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We’re the driving team behind Google’s groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job-related skills, experience, and relevant education or training. US: $192000 - $279000 (USD) + 20% bonus target + equity + benefits Learn more about benefits at Google. Responsibilities Drive the definition and optimization of the hardware/software stack to enable performant training and serving of large ML models. Collaborate with research and modeling teams to innovate on model architectures, focusing on scaling, quality, and their direct impact on hardware performance. Lead the development of configurable architectural simulators and cycle-accurate performance models to quantify microarchitectural optimizations and evaluate architectural decisions. Conduct system-level performance analysis across highly distributed ML systems, innovating new methodologies to balance compute, memory bandwidth, and inter-chip network requirements. Engage with partners across hardware design, compiler development, and ML research to transition architectural innovations from concept to production. Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google’s Applicant and Candidate Privacy Policy. Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google’s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire. If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form. Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting. Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right. #J-18808-Ljbffr Google

Vacancy posted 6 days ago
Similar jobs that could be interesting for youBased on the Co-Design Engineer, Google Cloud TPU in Sunnyvale, CA vacancy
  • $192k - $278k

     ...partners across hardware design, compiler...  ...degree in Electrical Engineering, Computer Engineering...  ...hardware-software co-design.Experience developing...  ...drive cutting-edge TPU (Tensor Processing...  ...that powers Google's most demanding AI...  ...include Googlers, Google Cloud customers, and... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $174k - $252k

     ...software and hardware teams to co-design architectural improvements...  ...the roadmap for future TPU/Cloud Silicon architectures.Minimum...  ...Computer Science, Electrical Engineering, Computer Engineering, a related...  ...accelerator architectures.Google Cloud’s mission is to make every... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • Google Cloud is seeking a Senior Performance Co-Design Engineer for TPU work in Sunnyvale to optimize serving performance of large language models on custom AI silicon. You will analyze current and emerging models, build tools to probe bottlenecks, and influence architecture... 
    Google

    Google

    Sunnyvale, CA
    3 days ago
  • Google is seeking a Staff Co-Design Engineer to shape the TPU architecture and accelerate AI/ML hardware. You will drive silicon solutions powering world-class models and work across AI research and engineering to push the performance and efficiency of TPU-based systems... 
    Google

    Socket.dev

    Sunnyvale, CA
    3 days ago
  • $174k - $252k

    Senior Performance Co-Design Engineer, TPU Company: Google Location: Sunnyvale, CA, USA Mid Experience driving progress, solving problems, and mentoring...  ...with accelerator architectures. About the job Google Cloud’s mission is to make every business successful through AI... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...microarchitecture for digital designs within the TPU.Develop high-quality,...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...Unit) technology that powers Google's most demanding AI/ML applications...  ...include Googlers, Google Cloud customers, and billions of... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $138k - $198k

     ...verification of complex digital design blocks by understanding...  ...with design engineers to identify important verification...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...technology that powers Google's most demanding AI/ML...  ...Googlers, Google Cloud customers, and billions... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    5 hours ago
  • Google Sunnyvale, CA invites a Senior Staff Performance Codesign Engineer to shape TPU hardware and software for world-class AI/ML workloads. You will drive architecture decisions, verify complex digital designs, and align research with production systems powering billions... 
    Google

    Google

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

     ...control subsystem's design microarchitecture...  ...degree in Electrical Engineering, Computer...  ...drive cutting-edge TPU (Tensor Processing...  ...technology that powers Google's most demanding AI...  ...to coordinate and co-design with our software...  ...include Googlers, Google Cloud customers, and... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • Google Cloud’s mission is to make every business successful through AI by combining...  ...infrastructure, and talent. The TPU Chip Architecture and Performance Co-design team optimizes Google's custom AI...  ...a Senior Performance Co-design Engineer, you will focus on LLM Serving... 
    Google

    Google Inc.

    Sunnyvale, CA
    6 days ago
  • Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Co-Design Engineer to drive LLM serving studies and optimize serving performance on our custom AI silicon. You’ll partner with researchers and hardware teams to balance latency... 
    Google

    Socket.dev

    Sunnyvale, CA
    6 days ago
  • Google Sunnyvale is seeking a Senior Performance Co-design Engineer for LLM training to shape future ML accelerators and ensure efficient training across current and...  ...infrastructure and tooling, and influence the roadmap for TPU/Cloud Silicon #J-18808-Ljbffr Google
    Google

    Google

    Sunnyvale, CA
    6 days ago
  • Google Cloud’s TPU Chip Architecture and Performance Co-design team seeks a Senior Performance Engineer in Sunnyvale to optimize AI silicon for large language model training. You will study training workloads for 1P and 3P models, shaping hardware and software architectures... 
    Google

    Socket.dev

    Sunnyvale, CA
    6 days ago
  • $163k - $237k

    Google, Sunnyvale, CA, USA Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or...  ...experience in ASIC design. Experience interacting...  .... Coordinate and co‑design with software...  ...designs, focusing on TPU architecture and its... 
    Google

    Google Inc.

    Sunnyvale, CA
    5 days ago
  • $174k - $252k

     ...Computer Science, Electrical Engineering, Computer Engineering, a...  ...engineering, computer architecture, co-design, or systems engineering....  .... ABOUT THE JOB: Google Cloud’s mission is to make every business...  ...evolution of advanced models. The TPU Chip Architecture and... 
    Google
    Worldwide

    Socket.dev

    Sunnyvale, CA
    6 days ago
  • $174k - $252k

    Senior Performance Co-design Engineer, LLM Training Google, Sunnyvale, CA, USA Mid Experience driving progress,...  ...parallelism). About the job Google Cloud’s mission is to make every business...  ...evolution of advanced models. The TPU Chip Architecture and Performance Co... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $138k - $198k

     ...clock control subsystem's design micro-architecture...  ...s degree in Electrical Engineering, Computer Engineering,...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...technology that powers Google's most demanding AI/ML...  ...include Googlers, Google Cloud customers, and billions... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    5 hours ago
  • $138k - $197k

     ...microarchitecture for the TPU, writing high-quality,...  ...of internal design tools, flows, and methodologies...  ...s degree in Electrical Engineering, Computer Engineering,...  ...technology that powers Google's most demanding AI/ML...  ...include Googlers, Google Cloud customers, and billions... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    20 hours ago
  • $163k - $237k

     ...high-performance network design components which meet...  ...s degree in Electrical Engineering, Computer Engineering,...  ...to drive cutting-edge TPU (Tensor Processing Unit...  ...technology that powers Google's most demanding AI/ML...  ...include Googlers, Google Cloud customers, and billions... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    5 hours ago
  • Google is seeking an Early TPU SoC Design Engineer in Sunnyvale, CA to help shape AI/ML hardware acceleration and contribute to TPU architecture, RTL design, and verification. You will work on SoC-level RTL design, high-level integration, and cross‑functional collaboration... 
    Google

    Google

    Sunnyvale, CA
    6 days ago
  • Google is seeking an RTL Design Engineer for the TPU team in Sunnyvale, CA to shape next‑gen AI accelerators. You will design and verify microarchitecture and RTL in SystemVerilog, collaborating with DV, PD, and firmware to deliver high‑quality hardware. The role focuses... 
    Google

    Google Inc.

    Sunnyvale, CA
    6 days ago
  • Google's AI Hardware team is shaping the future of AI/ML hardware acceleration by driving TPU technology and custom silicon solutions. In this role, you will contribute to RTL design and verification for SoC-level components, focusing on the management and control subsystem... 
    Google

    Socket.dev

    Sunnyvale, CA
    5 days ago
  • Google is seeking an experienced ASIC RTL design engineer to shape the TPU architecture and AI/ML hardware acceleration. You will drive cutting-edge TPU technology and contribute to the design and verification of complex digital clock control systems, with a focus on timing... 
    Google

    Socket.dev

    Sunnyvale, CA
    6 days ago
  • Google is seeking an RTL Design Engineer for the TPU team in Sunnyvale, CA. You’ll shape microarchitecture for AI/ML accelerators, delivering high-performance...  ...and help advance Google's TPU technology powering datacenters and cloud workloads. #J-18808-Ljbffr Socket.dev
    Google

    Socket.dev

    Sunnyvale, CA
    6 days ago
  • Google is seeking a TPU Design Engineer, Silicon in Mountain View, CA. This mid-level role focuses on driving progress in digital design and mentoring junior engineers while contributing to cutting-edge silicon for on-device ML and data-center inference. Required: a Bachelor... 
    Google

    Google

    Mountain View, CA
    5 days ago
  • Google Sunnyvale is seeking a Senior Performance Co-design Engineer focused on LLM training to drive the hardware-software co-design for next-gen ML accelerators. You will lead modeling, analyze bottlenecks, and partner with ML researchers to optimize training workloads... 
    Google

    Google Inc.

    Sunnyvale, CA
    6 days ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage...  ...with teams across Google to identify and create opportunities...  ...to drive cutting-edge TPU (Tensor Processing Unit)...  ...include Googlers, Google Cloud customers, and billions of... 
    Google
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $156k - $229k

    TPU Design Engineer, Silicon Google - Mountain View, CA, USA; San Diego, CA, USA Mid Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area. Note: By applying to this position... 
    Google
    Full time
    Worldwide

    Google

    Mountain View, CA
    5 days ago
  • $163k - $236k

    Contribute to Machine Learning IPs for Google Silicon SoCs.Define microarchitecture details...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...experience.8 years of experience with RTL design using Verilog/System Verilog and microarchitecture... 
    Google
    Worldwide

    Google

    Mountain View, CA
    5 hours ago
  • $138k - $197k

     ...specifications.Develop, implement, and maintain design blocks or components/part of a hardware...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...silicon solutions that power the future of Google's direct-to-consumer products. You'll... 
    Google
    Worldwide

    Google

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Co-Design Engineer, Google Cloud TPU. Be the first to apply!