Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Verification Engineer

Intel

Intel seeks an experienced verification lead to architect and document verification strategies for silicon designs. You will develop testbenches using UVM or formal methods, integrate them in chip-level environments, and drive verification across blocks. You will also craft test plans, enable cross‑functional collaboration with analog and digital teams, and push post‑silicon validation activities. A focus on coverage, failure analysis, and security validation will be essential. #J-18808-Ljbffr

Vacancy posted 17 hours ago
Similar jobs that could be interesting for youBased on the ASIC Verification Engineer in Santa Clara, CA vacancy
  • $101k - $162k

     ...Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: ASIC Verification Engineer High Speed Interconnect Product (HSIP) Group Broadcom is a global leader and innovator in semiconductor solutions for... 
    Suggested
    Full time
    Local area

    Broadcom

    San Jose, CA
    2 days ago
  • $209k - $230k

     ...at We are looking for a Principal Emulation Engineer with hands-on experience verifying protocols on complex ASICs and experience with or interest in emulation....  ...would be at ease creating environments to enable verification teams to stress test ASICs, as well as... 
    Suggested
    Immediate start
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    17 hours ago
  • $200k - $300k

     ...career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to...  ...design from concept to silicon to their next car. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC Verification Engineer,... 
    Suggested
    Full time
    Flexible hours

    Ethernovia

    San Jose, CA
    17 hours ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Suggested
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    17 hours ago
  •  ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect... 
    Suggested
    Work at office
    Local area

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  •  ...specifications / architectures / micro-architectures Define and review verification test plans Develop block level and chip level verification...  ...with 1+ years experience Advanced knowledge of standard ASIC/FPGA verification flows including simulation, testbench... 

    Sql Pager LLC

    San Jose, CA
    1 day ago
  • $143.3k

     ...locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re... 
    Local area

    Amazon

    Cupertino, CA
    18 hours ago
  •  ...telecommunications company in San Jose is seeking a Principal Design Engineer to model complex DSP for communication systems. The successful...  ...-Verilog. Responsibilities include performing functional verification and collaborating with teams to ensure robust designs. This is... 

    Nokia

    San Jose, CA
    17 hours ago
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...journey.    Job Description Verification Engineer position is your opportunity to...  ...backend teams throughout various stages of ASIC development. Qualifications ~8+... 

    Axiado

    San Jose, CA
    14 days ago
  • $237k - $296k

     ...Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be...  ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  • $185k - $230k

     ...requirements. Discover more at Astera Labs is seeking a Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in... 
    Full time
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    10 hours ago
  • $140k - $200k

     ...of life. We are seeking a highly skilled and experienced Verification Engineer to join our engineering team. In this role, you will be responsible...  ...to this role: Minimum of 5-10 years of experience in ASIC verification for complex digital systems  Deep expertise... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    12 days ago
  • $80 - $90 per hour

     ...Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be...  ..., and modern verification libraries like UVM • 10+years of ASIC design verification experience • Experience / Background... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    4 days ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...methodologies and tools. Required Skills Strong understanding of FPGA, ASIC, RTL design principles and architectures. Proficiency in... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  •  ...Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background...  ...TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new... 

    Infobahn Softworld

    Santa Clara, CA
    17 hours ago
  • $142.2k - $213.4k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU...  ...experience ~ Strong fundamentals in digital ASIC design; experience using Verilog or VHDL...  ...defining and implementing SOC level verification on large designs. ~ Experience in TCL... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    17 hours ago
  • $97.7k - $182.62k

     ...Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a...  ...and forward-thinking team as a Design Verification Engineer, contributing to the validation...  ...CA $161,250.00-$260,000.00 6 months ago ASIC Design Verification Engineer, Devices... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  •  ...for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's...  ...power architectures. We're looking for engineers with hands-on ASIC design verification experience using reusable verification methodologies... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with...  ...Requirements and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and... 
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    1 day ago
  • $167.1k - $250.7k

     ...Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group CPU Engineering General Summary: As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    10 hours ago
  • $50 - $60 per hour

     ...A leading technology recruitment firm is seeking a SystemC / TLM Verification Engineer to support pre-silicon modeling and validation for advanced SoC platforms. The ideal candidate will develop SystemC models, validate performance, and collaborate with cross-functional... 
    Hourly pay
    Contract work

    TPI Global Solutions

    Santa Clara, CA
    17 hours ago
  •  ...Verification Engineer III Sunnyvale CA 12 Months The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Facebook's products. Working closely with researchers, architects... 

    Spectraforce Technologies

    Sunnyvale, CA
    17 hours ago
  •  ...redefining hardware technology? We are searching for a hard-working engineer to join our exciting team of problem solvers. Description...  .... Extracting design features and developing attributes and verification plans. Working with designers to verify DFT implementation and... 

    Apple

    Cupertino, CA
    17 hours ago
  • $195k - $265k

     ...is in execution mode and has a world-class engineering team with decades of experience in state-of...  ...Key Responsibilities Specialized Verification Strategy: Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging... 

    Eridu AI

    Saratoga, CA
    3 days ago
  •  ...Position : FPGA Design/Verification Engineer Location : Sunnyvale, CA Job duration : 8+ months ( Possibility Extension )...  ...w2 The selected candidate will be responsible for ASIC & FPGA development on R&D program. This engineer with have... 
    Remote work
    Day shift

    Pacer Group

    Sunnyvale, CA
    4 days ago
  •  ...Job Title – Senior Systems Verification Engineer Location - San Jose, CA Duration – 12+ Months Contract Total Hours/week - 40.00 1st Shift Description: Senior Systems Verification Engineer Must include answers to these questions: 1. What is... 
    Contract work
    Work experience placement
    Day shift

    MILLENNIUMSOFT

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human imagination and intelligence. Join us today! We are now looking for a System Verification Engineer to join our Emulation division and will be working onsite from our Santa Clara, CA headquarters. What you will be doing:... 
    Worldwide
    Flexible hours

    NVIDIA

    Santa Clara, CA
    16 hours ago
  •  ...Job Description Job Description Digital Verification Engineer Responsibilities: Develop test plans and verification infrastructure for low-power ASIC designs Build verification environments using SV/UVM methodology Build reusable bus functional models... 

    Ethan Alexander Group

    Campbell, CA
    15 days ago
  •  ...passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 

    Apple

    Cupertino, CA
    5 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    10 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Verification Engineer. Be the first to apply!