Senior Full-Chip RTL Integration Engineer
$168k - $264.5kJobleads-US
Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for integrating complex IPs and subsystems into large-scale SoCs while ensuring design quality, verification readiness, and DFT compliance. You will work closely with Architecture, Design, Verification, DFT, and Physical Design teams to deliver high-quality silicon products in a collaborative and fast-paced environment. If you are a problem solver and highly motivated individual searching for a collaborative and exciting role, join us today! We encourage applicants with a history of proven success working in a multicultural and diverse environment.
What you'll be doing:
- Lead RTL integration of multiple internal and third-party IPs into complex ASIC/SoC designs, owning top-level connectivity, clocking, reset architecture, address mapping, and power domain integration.
- Work closely with Architecture, RTL Design, Verification, DFT, and Physical Design teams to drive system-level integration and design closure.
- Perform RTL quality checks including lint, CDC, RDC, synthesis, and connectivity validation.
- Develop and carry out integration-level verification plans using SystemVerilog/UVM, debug simulation failures, and support functional coverage closure.
- Collaborate with DFT teams to integrate scan, MBIST, LBIST, JTAG, and other test structures, and review ATPG reports and fault coverage metrics to ensure testability requirements are met.
- Support design signoff activities and ensure smooth handoff across implementation stages.
- Develop automation and scripting solutions to improve integration, verification, and debug productivity.
What we need to see:
- B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field (or equivalent experience) with 8+ years of experience.
- Strong experience in ASIC/SoC RTL Integration.
- Excellent understanding of digital design fundamentals, SoC architecture, clocking, reset, and bus protocols.
- Strong verification knowledge with hands-on experience in SystemVerilog and UVM.
- Ability to independently verify block-level and integration-level designs.
- Strong understanding of DFT methodologies including Scan, ATPG, MBIST, LBIST, JTAG, and test-compression techniques.
- Experience with lint, CDC, RDC, and design quality signoff flows.
- Strong debugging, analytical, and problem-solving skills.
- Good communication skills and ability to work effectively across multiple engineering teams.
Ways to stand out from the crowd:
- Experience with large-scale SoC or full-chip integration, including high-speed interfaces, processor subsystems, memory controllers, and third-party IPs.
- Exposure to Synopsys, Cadence, or Siemens DFT and verification tools.
- Experience with low-power design methodologies and UPF.
- Proficiency in Python, Perl, Tcl, or Shell scripting, and a passion for improving engineering productivity through automation and AI-assisted development tools.
- Ability to bridge integration, verification, and DFT domains to solve complex system-level challenges and drive efficient design closure.
widely considered to be one of the technology world's most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family #LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until October 11, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.
As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.
#J-18808-Ljbffr Jobleads-US$184k - $287.5k
...world.What does it take to turn chip-design intent into reliable production workflows? Our Engineering Workflow Platform team builds... ...EDA workflow experience across RTL, synthesis, place-and-route, timing... ...by law.SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull timeImmediate start- ...Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and...Senior
$196k - $310.5k
...Design Group (SCG) leads the full product development... ...tradeoff analysis, system integration, and POR alignment... ...This is where ideas become chips, and chips become products... ...of the most motivated engineers in the industry. We're looking for a Senior Memory Systems Engineer...SeniorFull timeRemote work$163k - $236k
Review chip specifications and designs, developing integration plans with software and system partners... ...methodologies leveraging RTL, emulation, and field-... ...s degree in Electrical Engineering, Computer Engineering,... ...the ML compute IP.As a Senior Engineer, you will be responsible...SeniorWorldwide- ...is a worldwide community of engineers, designers, and manufacturing... ...looking for. Job Description Integrate IP blocks — including DDR PHY... ...sectors to build sector‑and full‑chip‑level views for FPGA... ...implementation flow for the sector: RTL updates, synthesis (white‑box...SeniorWork experience placementWorldwideRelocation
$182.36k - $273.2k
...technology, developing chips in TSMC advanced... ..., multi-site engineering organization spanning... ...are looking for a senior experienced... ...leadership for the full chip design, independently... ...analog/digital integration, high-speed SerDes... ...including architecture, RTL, physical design,...SeniorPermanent employmentFull timeWork from home$152k - $241.5k
We are hiring senior engineers to work on the CUDA driver, a core component of our platform for accelerating... ...of NVIDIA hardware and mobile system-on-chip (SOC) devices!What you'll be doing:You... ...characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull time$168k - $264.5k
...closely across functions to deliver chips that change what is possible. System Integration sits at the intersection of all... ...here first.We are hiring a Senior Engineer to lead system validation, debug... ...protected by law.SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull timeFlexible hoursShift work$138k - $197k
...to develop test plans, debug RTL, and ensure functional correctness... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...on TPU architecture and its integration within AI/ML-driven systems.... ...centers. As a member of the inter-chip interconnect team, you will...Worldwide- ...NVIDIA in Santa Clara, CA is seeking a Full-Chip RTL Integration Engineer to join the Advanced Technology Group. You will lead RTL integration of IPs into complex ASIC/SoC designs, owning clocking, reset, address mapping, and power domain integration while ensuring design...Senior
$190.61k - $311.89k
...Role and ImpactAs a Silicon Photonics Integrated Circuit Engineer, you will play an instrumental role in... ...You will contribute to all stages of chip development, from design and simulation... ...immediately to your recruiter.SummaryLocation: US, California, Santa ClaraType: Full timeSeniorFull timeInternshipLocal areaImmediate startShift work$232k - $368k
...We are seeking an ASIC Chip Manager to help drive development... ...of IP design, integration, DFT, physical design,... ...technical risks and work with engineering and management teams to... ..., low-power design, RTL coding, verification,... ...SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull time$152k - $241.5k
...infrastructure tools used by design engineers for build and verification of architectural, rtl, and gate level designs. As a... ...software to automate and facilitate chip design and verification processes... ...Clara; US, MA, Westford; US, TX, Austin; US, NC, DurhamType: Full timeSeniorFull timeWorldwide- ...Lattice Semiconductor is seeking a Senior Staff Integration Design Engineer in San Jose to drive IP integration, sector-level design, and tapeout-ready... ...teams, and ensure robust power data integration into full-chip models. The role demands deep Verilog/SystemVerilog...Senior
$224k - $356.5k
...searching for highly motivated, creative engineers to join the Platform Software team. You... ...ll be doing:Own the end-to-end software integration strategy for products across firmware, BSP... ..., CA, Santa Clara; US, OR, Hillsboro; US, CA, Remote; US, WA, RedmondType: Full timeSeniorFull timeRemote work$147k - $202.5k
...leader in materials science and engineering solutions that are at the... ...virtually every new semiconductor chip and advanced display in the... ...develop process and device integration solutions for emerging markets... ...InformationTime Type:Full timeEmployee Type:Assignee /...SeniorFull time$50 per hour
...— we can innovate, invest, inspire and integrate our capabilities to transform the future... ...Lockheed Martin Space, we aim to harness the full potential of space to cultivate... ...position will be a key member of the Systems Engineering, Integration and Test (SEIT) team in support...SeniorFull timeTemporary workWork experience placementCasual workFlexible hours$152k - $241.5k
...to-end autonomous driving application. We are looking for a Senior Integration Engineer to accelerate the development, integration, evaluation, and... ...status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull time$193.3k - $261.5k
...designs custom SoCs (System on Chips) that power the world's... ...looking for a Systems Software Engineer who wants to work at the boundary... ...software interactions across the full software stack — from register... ...with chip architects, RTL designers, modelers, compiler...SeniorLocal areaFlexible hours$184k - $287.5k
We are now looking for a Senior Software Autonomous Vehicle Control Integration Engineer. As a Senior Software Control Integration Engineer, you will work on state-... ...disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full timeSeniorFull timeWork experience placementNight shift$50 per hour
...— we can innovate, invest, inspire and integrate our capabilities to transform the future... ...Lockheed Martin Space, we aim to harness the full potential of space to cultivate... ...position will be a key member of the Systems Engineering, Integration and Test (SEIT) team in support...SeniorFull timeTemporary workWork experience placementCasual workFlexible hours$50 per hour
...— we can innovate, invest, inspire and integrate our capabilities to transform the future... ...Lockheed Martin Space, we aim to harness the full potential of space to cultivate... ...position will be a key member of the Systems Engineering, Integration and Test (SEIT) team in support...SeniorFull timeTemporary workWork experience placementCasual workFlexible hours$200k - $250k
Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus... ...plan reviews, coverage analysis, simulations (block and full-chip), performance evaluation, and debugging; strong debug skills...$163k - $224k
...global leader in materials engineering solutions used to... ...produce virtually every new chip and advanced display... .... Recognized as an integration expert within the... ...persuades others, often at senior levels, to adopt a... ...InformationTime Type:Full timeEmployee Type:Assignee...SeniorFull time$230.4k - $322.56k
...Description As a Sr Silicon Bring-Up and Integration Engineer, you will be a key hands‑on member of... ...cause failures spanning silicon hardware, RTL, firmware/software, boards, clocks, power... ...Ethernet, SerDes, DDR/LPDDR, and custom chip‑to‑chip interfaces as applicable....SeniorPermanent employmentTemporary workLocal areaImmediate startRemote workWorldwideRelocation- ...Corporation in Santa Clara, CA, seeks ASIC Design Engineers with experience in agentic AI to design... ...-leading SoCs and GPUs. Join the AI for chip design team and tap into AI's potential... ...chip design. You will develop RTL in Verilog, verify designs, and build LLM...Senior
- ...Cadence Design Systems in California is seeking a Senior Engineer for the System Verification Group to advance the Xcelium RTL/logic simulator and tackle the growing complexity of AI and hyperscale chip designs. You will join a geographically distributed team, lead...Senior
- ...productization. You will leverage modern RTL design methodologies, advanced EDA tools... ...with architects, hardware engineers, and SW-FW engineers to understand the product... ...-driven infrastructure to accelerate IP integration and improve development timelines.Apply...
$160.5k - $200k
...Senior Software Engineer- AI for RTL Design & Formal Verification San Jose, California... ...organizations to unlock the full potential of modern AI.... ...Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink,... ...agentic systems to real chip design problems. What...SeniorFor contractorsFlexible hours$168k - $258.75k
...is now looking for a Senior Technical Program... ...Manager to join our DFX engineering team and lead the... ...programs that make our chips testable, debuggable... ...! Through the integration of domain-specific workflows... ...across the full lifecycle—from Arch/RTL handoff through silicon...SeniorFull timeFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Full-Chip RTL Integration Engineer. Be the first to apply!
- c# .net full stack developer Santa Clara, CA
- full stack engineer Santa Clara, CA
- full stack developer Santa Clara, CA
- remote .net full stack web developer Santa Clara, CA
- junior full-stack web developer Santa Clara, CA
- senior java full-stack developer Santa Clara, CA
- senior full stack web developer Santa Clara, CA
- senior integration developer Santa Clara, CA
- senior data integration developer Santa Clara, CA
- integrations engineer Santa Clara, CA

