Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Remote ASIC Verification Engineer | UVM Expert (8+ yrs)

Swediumglobal

Brockport, NY
  • Remote job

Swediumglobal is seeking a Verification Engineer in New York to lead the ASIC verification process, ensuring high-quality chip designs. The ideal candidate will have over 8 years of experience and a Master's degree in Electrical or Computer Engineering. Responsibilities include crafting verification plans, designing testing environments, and driving continuous innovation. This role offers onsite opportunities in Sweden and remote work options from Europe. #J-18808-Ljbffr Swediumglobal

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Remote ASIC Verification Engineer | UVM Expert (8+ yrs) in Brockport, NY vacancy
  •  ...leading technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have...  ...methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on experience... 
    Suggested

    NVIDIA Corporation

    Austin, TX
    4 days ago
  • microTECH Global Limited is seeking an ASIC Verification Engineer for a 6-month contract, which can be performed remotely. The role requires a strong background in verification...  ...of ASIC/SoC systems, and proficiency in UVM/SystemVerilog-based verification. This position... 
    Remote job
    Contract work
    Immediate start

    microTECH Global Limited

    New Bremen, OH
    2 days ago
  • A leading nonprofit research organization in Cambridge, MA is seeking a motivated Senior UVM Digital Verification Engineer to tackle verification challenges in FPGAs and ASICs. This role requires collaboration across multidisciplinary teams to apply modern verification... 
    Remote job

    Draper Inc.

    Cambridge, MA
    4 days ago
  • An established industry player is seeking a skilled Hardware Verification Engineer to join their dynamic team in Austin. In this pivotal role,...  ...for technology and a strong background in hardware verification, this opportunity is perfect for you. #J-18808-Ljbffr Core Asic
    Suggested

    Core Asic

    Austin, TX
    4 days ago
  • A leading provider of 4G and 5G network solutions is seeking a UVM SystemVerilog Verification Engineer to join their team in Texas or a remote capacity. The role involves developing and executing verification plans, ensuring compliance with specifications. Candidates should... 
    Remote job

    AIRSPAN CAREERS

    Plano, TX
    4 days ago
  •  ...is the growing System Engineering and Solution Company,...  ...in India. Location Remote from Europe / Onsite...  ...and execute top‑notch verification plans, ensuring every...  ...Requirements Expertise in ASIC verification at IP,...  ...using SystemVerilog UVM. Possibly over 8 years of experience... 
    Remote work
    Immediate start

    Swediumglobal

    Brockport, NY
    5 days ago
  •  ...Description Job Description Role: ASIC Verification Engineer - ARM Location: Remote Job Type: Contract Interview:...  ...: remote Experience : 5 to 8 years with atleast 5 years of strong...  ...plans, test case development, UVM environments, Coverage (analysis),... 
    Remote job
    Contract work

    PDDN INC.

    Santa Clara, CA
    13 days ago
  •  ...Description Job Description Senior ASIC Verification Engineer (AI Hardware) — Remote (U.S.) — No Visa Sponsorship...  ...environments using System Verilog and UVM Create simulation infrastructure...  ...Engineering, or a related discipline 8+ years of hands-on experience in... 
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    16 days ago
  • A leading technology company is seeking an ASIC/FPGA Senior Verification Engineer in Milwaukee, WI or Mayfield Heights, OH. This role involves working on ASIC and FPGA designs, including digital logic design and verification. Candidates should have at least 5 years’ experience... 
    Contract work

    Info-Ways

    Milwaukee, WI
    4 days ago
  • $75k - $150k

     ...research and development organization in Cambridge, MA, is seeking a motivated UVM Digital Verification Engineer. The role involves tackling verification challenges within FPGAs and ASICs. Candidates should have 3-5 years of experience or relevant master's experience,... 

    Draper Inc.

    Cambridge, MA
    4 days ago
  •  ...Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification...  ...experience, particularly in SystemVerilog and UVM methodologies. The role includes...  ...opportunities in Austin, TX, and potentially remote work. Benefits include healthcare and... 
    Remote job
    Contract work

    Correct Designs

    Austin, TX
    2 days ago
  • Location: Warren, New Jersey, Plano, TX or REMOTE U.S. Company: AirSpan Networks...  .... We are looking for a skilled UVM SystemVerilog Verification Engineer to join our dynamic team and contribute...  ...performance, and reliability of AirSpan’s ASIC and FPGA designs. You will work... 
    Remote work

    AIRSPAN CAREERS

    Plano, TX
    4 days ago
  • Senior UVM Digital Verification Engineer page is loaded **Senior UVM Digital Verification Engineer**remote typeRemote Available locationsCambridge, MARemote (US Only) time typeFull time...  ...verification challenges in FPGAs and ASICs. In this role, you will apply modern verification... 
    Remote work
    Local area

    Draper Inc.

    Cambridge, MA
    4 days ago
  •  ...seeking a high‑impact MTS Design Verification Engineer with strong technical depth,...  ...on complex, high‑performance ASIC designs. The ideal candidate...  ...Development Develop robust UVM‑based testbench architectures...  ...LANGUAGES & TOOLS Required Expert‑level knowledge of SystemVerilog... 

    Advanced Micro Devices

    Santa Clara, CA
    3 days ago
  • Job Description Job Title: ASIC Verification Engineer Job Type: Contract Duration: 6 months initial plus...  ...possible extension Location: Munich/Remote - 100% remote working Start: ASAP...  ...Good knowledge of ASIC/SoC Systems UVM/SystemVerilog‑based Verification Ability... 
    Remote work
    Contract work
    Immediate start

    microTECH Global Limited

    New Bremen, OH
    5 days ago
  • A leading engineering company is seeking a highly skilled FPGA Verification Engineer in Santa Clara, CA. You will verify complex FPGA designs...  ...The ideal candidate will have over 8 years of experience in FPGA and strong proficiency in UVM and SystemVerilog. This is a full-... 
    Full time

    Allps GmbH

    Santa Clara, CA
    1 day ago
  • A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with... 

    ALTEN

    Mountain View, CA
    2 days ago
  • CxDesign, LLC is seeking a seasoned ASIC & FPGA Verification Engineer to write and debug testbench components, tests, assertions, and functional coverage...  ...must have over 10 years of experience preferably in a UVM/SV environment. This role requires U.S. citizenship due to... 

    CxDesign, LLC

    Phoenix, AZ
    5 days ago
  •  ...leading technology firm is seeking an experienced engineer in San Diego to manage the complete verification lifecycle for digital power IPs. The ideal candidate...  ...Engineering or Science and over four years of experience in ASIC design and verification, with proficiency in... 

    Qualcomm

    San Diego, CA
    1 day ago
  • $106.4k - $172.15k

    Palo Alto Networks, Inc. is seeking a Design Verification Engineer for our ASIC team in Santa Clara, California. This role focuses on ensuring next-generation firewall products meet performance and reliability standards. You will define verification methodologies, architect... 

    Palo Alto Networks, Inc.

    Santa Clara, CA
    4 days ago
  • $148.8k - $212.9k

     ...capacity, and cost. Our DSP ASICs, silicon photonic...  ...of cross‑functional experts capable of solving...  ...Impact The ASIC Design Verification Technical Lead Engineer will be working on...  ...Qualifications Bachelors + 8 years of related...  ...with SystemVerilog/UVM, SystemC. Preferred... 
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Flexible hours
    3 days per week

    Cisco Systems, Inc.

    Maynard, MA
    1 day ago
  •  ...company in Los Angeles is seeking a Senior ASIC Design Verification Engineer to lead the verification of complex...  ..., particularly System Verilog and UVM, alongside collaboration with multidisciplinary...  ...teams. Applicants should have 5-8 years of experience in ASIC... 

    Blue Origin LLC

    Los Angeles, CA
    1 day ago
  • A leading research and development firm in Cambridge, MA is seeking an experienced UVM Digital Verification Engineer to innovate digital and mixed-signal designs. The role involves designing circuits, developing verification plans, and contributes to complex hardware solutions... 

    Inuplands

    Cambridge, MA
    4 days ago
  • $107.5k - $204.5k

     ...seeking talented engineers to support critical...  ...Principal Firmware Verification Engineer, you will...  ...STEM) and minimum 8 years prior...  ...Verification Methodology (UVM) Experience in...  ...services Teladoc Medical Experts, second opinion...  ...-site, hybrid or remote. The salary range... 
    Remote work
    Full time
    Temporary work
    Work experience placement
    Work at office
    Worldwide
    Relocation package
    Flexible hours

    RTX

    Marlborough, MA
    3 days ago
  • A leading semiconductor company in Santa Clara, California, is looking for a Verification Engineer to enhance SystemVerilog/UVM-based testbenches for their Infinity Fabric network. Ideal candidates will have significant experience verifying design blocks and a strong background... 

    Advanced Micro Devices

    Santa Clara, CA
    2 days ago
  •  ...Austin, TX is seeking a talented Design Verification Engineer to ensure the quality of complex design...  ..., proficiency in SystemVerilog and UVM methodologies, and strong analytical skills...  ...position offers long-term contracts, remote options, and benefits such as health care... 
    Remote job
    Long term contract

    Correct Designs

    Austin, TX
    3 days ago
  •  ...technology takes more than great engineering—it takes a team of...  ...Job Description Verification Engineer position is your...  ...verification methodologies like UVM, Portable Stimulus and...  ...various stages of ASIC development. Qualifications ~8+ years of experience in... 

    Axiado

    San Jose, CA
    12 days ago
  • A leading tech firm in Redmond seeks an experienced verification engineer to define and implement UVM environments. Candidates must have over 10 years of experience in UVM testbench development, block level verification, and RTL debugging. The role includes creating test... 

    TechDigital Group

    Redmond, WA
    2 days ago
  • $168k - $264.5k

     ...world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation...  ...CS or CE (or equivalent experience) and 8+ years of relevant industry experience...  ...and Universal Verification Methodology (UVM)* Experience with design and... 

    NVIDIA Corporation

    California, MO
    1 day ago
  • .## ASIC Design Verification EngineerAustin,Texas,United States## Grow...  ..., 11 annual holidays, 8 hours of volunteer...  ...opportunity:**This is not a remote work opportunityHybrid...  ...and the verification engineers who prove they work...  ...designing and building UVM environments from... 
    Temporary work
    Worldwide

    Ericsson GmbH

    Austin, TX
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Remote ASIC Verification Engineer | UVM Expert (8+ yrs). Be the first to apply!