Interface IP DV Engineer for High-Performance ASICs
Etched.ai, Inc.
Etched.ai, Inc. in San Jose is seeking a Design Verification Engineer for their Interface IP DV team. This role involves ownership of IP subsystems like PCIe and Ethernet, developing verification environments using SystemVerilog/UVM, and ensuring compliance with specifications. Candidates should have over 5 years in design verification, enjoy tackling complex challenges, and thrive in fast-paced environments. The position offers extensive benefits, including a housing subsidy for local employees and relocation support for new hires. #J-18808-Ljbffr
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Interface IP DV Engineer for High-Performance ASICs in San Jose, CA vacancy
$126.8k - $190.9k
...Apple Inc. in Cupertino, California is seeking a Pixel IP DMA Design Engineer. In this role, you will collaborate with architecture and design teams to build high-performance and low-power DMA engines. The ideal candidate should have a Bachelor's degree and preferred experience...PerformanceApple
Cupertino, CA1 day ago$2,000 per month
...delivering over 10x higher performance and dramatically lower cost... ...latency than a B200. With Etched ASICs, you can build products that... ...and staffed by leading engineers, Etched is redefining the infrastructure... ...Engineer to join our Interface IP DV team. You will work with...PerformanceWork at officeRelocation package- NVIDIA Gruppe is looking for a Senior ASIC Power Engineer in Santa Clara, California. This role involves designing hardware accelerators... ...and datacenter platforms. The ideal candidate will develop high-performance designs and work collaboratively with various teams. The...Performance
- A pioneering technology firm in Sunnyvale, CA is seeking an ASIC Design Verification Engineer to ensure the functional correctness of high-speed low-power digital integrated circuits. The ideal candidate will have significant experience in ASIC verification, particularly...Suggested
$136k - $218.5k
...we seek a Senior LPU ASIC Engineer to contribute to our outstanding... ...: Partner with IP, Front-End logic... ...integration, drive PPA (Power, Performance, Area) optimizations,... ...for large-scale, high-performance SoCs at advanced... ..., C2C, and Die-to-Die interfaces a plus. Widely...PerformanceFull time- ...microLEDbased ultra-low power high bandwidth interconnects... ...will revolutionize High-Performance (HPC) and Cloud computing... ...and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team... ...Experience verifying high-speed interfaces, SerDes, or communication...Performance
Avicena
Sunnyvale, CA1 day ago $153.2k - $229.8k
...Technologies, Inc.Job Area:Engineering Group, Engineering Group ASICS EngineeringGeneral... ...architecture, methodology, and IP, and foundation IP... ...consequential impact on the power, performance, area, and quality of... ...bonus). In addition, our highly competitive benefits package...PerformanceWork experience placementWork from homeNutanix
Santa Clara, CA2 days ago- ...external collaborators and IP vendors on SOC/IP... ...smooth integration and high‑quality analysis flows.... ...from IP customers and SOC engineers. Lead technical design... ...Collaborate with external ASIC companies if... ...timing convergence for high‑performance designs such as CPU, GPU...Performance
$30 - $60 per hour
...based on individual and company performance. This is in addition to our diverse... ...the endless possibilities of AI. ASIC Functional Test (AFT) Engineering Intern As a ASIC Functional Test... ...power delivery, sideband control interfaces, and high-speed I/O stimulus—giving you full...PerformanceHourly payInternship3 days per weekMixMode
Santa Clara, CA1 day ago$183.8k - $263.6k
...record of building complex and high-performance Silicon ASICs. Our silicon devices drive... ...and carry over 90% of IP traffic. Cisco Silicon One... ...signal integrity team, junior engineers, and influence packaging\/hardware... ...(HBM) or high-speed memory interface SI. Experience with die-to-...PerformanceFull timeTemporary workLocal areaRemote workFlexible hoursCisco
San Jose, CA1 day ago$135k - $160k
...enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At... ...that will expand the performance and capabilities of the Starlink... ...verification of Design for Test (DFT) IPs and fabrics within... ...., Teradyne, Advantest) for high‑volume manufacturing test development...PerformancePermanent employmentTemporary workWorldwideWeekend work$168.8k - $241.2k
...some of the most complex ASICs being developed in the... ...-edge next-generation high-speed interconnect for... ...One high-speed interfaces, including the development... ...~ MSEE or Computer Engineering degree with 6+ years of... ...Employees on sales plans earn performance-based incentive pay on...PerformanceFull timeTemporary workWork at officeLocal areaFlexible hoursCisco
San Jose, CA3 days ago- ...Description DESIGN VERIFICATION ENGINEER - DV Engineer An... ...10+ years of experience in ASIC/RTL Design Verification. The... ...a fully onsite role with a high-performance design team and a competitive... ...for complete SoCs or multi-IP integration. Experience developing...PerformanceFull timeLocal area
$136k - $218.5k
...a Senior Verification Engineer!NVIDIA has been transforming... ...front-end multi-media IP team responsible for a... ...and partner with ASIC design engineers, IP architects... ...and FPGA simulations* Performance testing and analysis*... ...with verifying High-Level-Design (HLS) designs...PerformanceNVIDIA
Santa Clara, CA1 day ago- ...THE ROLE: As a verification engineer in the AECG Group, you will... ...to life cutting-edge FPGA, ASICs for variety of target... ...closely with the architecture, IP design, PD teams, and product... ...failures towards ensuring high design functional, performance and implementation quality...Performance
Advanced Micro Devices , Inc.
San Jose, CA2 days ago - ...A cutting-edge technology company in San Jose is looking for a Design Verification Engineer. This role involves ensuring custom IPs are robust and silicon-ready, developing testbenches, defining verification plans, and collaborating with various teams. Strong proficiency...PerformanceLocal area
ETCHED LLC
San Jose, CA1 day ago $183k - $365k
Distinguished Technologist, ASIC Design Architect We are... ...drive tradeoffs for performance, power, area, and... ...microarchitecture, block partitioning, interfaces, and verification strategy. Architect high-performance data paths,... .... Mentor and grow engineering teams; promote...Performance- ...*Distinguished Technologist, ASIC Design Architect** We are seeking... ..., and drive tradeoffs for performance, power, area and schedule.**... ...microarchitecture, block partitioning, interfaces, and verification strategy. *... ...Experience integrating high-speed SerDes/PHY, MAC/PCS,...PerformanceLocal area
- ...Distinguished Technologist, ASIC Design Architect — We... ...drive tradeoffs for performance, power, area and schedule... ..., block partitioning, interfaces, and verification strategy. Architect high-performance datapaths,... ...targets. Mentor and grow engineering teams; promote...PerformanceWork experience placementWork at office
$178.5k - $331.5k
...the world of technology. SerDes IP Systems Engineering Director Description:???? This is... ...join the rapidly growing Die-to-Die Interface IP team in the Silicon Solutions R&D... ...team that defines, models and analyzes high performance D2D SerDes IP microarchitecture,...PerformanceCadence Design Systems
San Jose, CA2 days ago$168k - $264.5k
NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and... ...role specifically requires a skilled ASIC Verification Engineer with expertise... ...across complex memory hierarchies in high-performance ASIC designs. This position demands a...Performance$165k - $241.4k
...provides a unique experience for ASIC engineers by combining the resources... ...design or block or top-level IP integration. Helping... ...challenges and a self-starter who is highly motivated and thrives on... ...Employees on sales plans earn performance-based incentive pay on top of...PerformanceFull timeTemporary workWork at officeLocal areaFlexible hoursCisco
San Jose, CA4 days ago- ...Senior ASIC Design Engineer – AMD NTSG At AMD, our mission is to build great products that... ...workloads. We are building highly integrated, high‑performance networking systems and are looking... ...optimization Support integration of ASIC IPs into larger SoC and system...Performance
Advanced Micro Devices , Inc.
Santa Clara, CA1 day ago $250k - $280k
...Design Verification Engineer , you will own the... ...for complex IPs or full‑chip SoC.... ...closure, and ensure high‑quality silicon delivery... ..., and scale ahigh‑performing DV team... ...bring‑up and debug Interface with customers/partners... ...of experience in ASIC/SoC design verification...PerformanceBolt Graphics, Inc.
Sunnyvale, CA1 day ago$116k - $218.5k
...NVIDIA Corporation, based in Santa Clara, is seeking an ASIC Design Engineer to contribute to building powerful SoC and GPU products. This... ...drafting microarchitecture documents and implementing high-performance RTL, collaborating closely with teams on innovative designs...PerformanceNVIDIA
Santa Clara, CA1 day ago$100k
...Field Applications Engineer, IP Product Tenstorrent is leading the... ...technology, revolutionizing performance expectations, ease of use, and... ...technologists have developed a high performance RISC-V CPU from scratch... ...~ Hands-on expertise with ASIC design flows, IP integration,...PerformancePermanent employmentWork at officeWorldwideTenstorrent
Santa Clara, CA2 days ago- ...based in San Jose, California is seeking an experienced design engineer to handle the physical implementation of SOC projects. This... ...design optimization and verification, aiming for best power, performance, and area. This role offers a competitive salary range and comprehensive...Performance
Apple
San Jose, CA1 day ago $153.2k - $229.8k
...Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General... ...planning for digital power IPs, testbench development using... ...: Minimum 3 years of DV experience using UVM/assertion... ...simulations. Exposure to performance and power verification....PerformanceWork experience placementQualcomm
Santa Clara, CA1 day ago$180k - $250k
...ASIC Diagnostic & Silicon Bring-Up Engineer Eridu is a Silicon Valley-based hardware startup... ...deliver Faster AI. Today’s AI performance is frequently limited by... ...of next-generation high-performance ASICs. This... ...across SERDES, high-speed interfaces, and packet processing...PerformanceEridu AI
Saratoga, CA1 day ago- ...in system and IP level design, SOC... ..., etc. Highly adept at collaboration... ...top-thinkers and engineers alike, ready to... ...IPs RTL/DV environments into... ...Debug function/performance of Graphics, Display... ...large scale ASIC chip physical implementation... ...of chip bus interfaces such as AHB,...Performance
Advanced Micro Devices , Inc.
Santa Clara, CA6 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Interface IP DV Engineer for High-Performance ASICs. Be the first to apply!
Related searches
- senior performance engineer San Jose, CA
- application performance engineer San Jose, CA
- performance engineer San Jose, CA
- performance improvement coordinator San Jose, CA
- performance food group San Jose, CA
- senior performance tester San Jose, CA
- system performance engineer San Jose, CA
- performance testing San Jose, CA
- high performance computing engineer San Jose, CA
- performance test engineer San Jose, CA