Senior LPU ASIC Engineer
$136k - $218.5kNVIDIA
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Join NVIDIA and become part of a team advancing the frontiers of AI technology! As we lead innovation in AI and accelerated computing, we seek a Senior LPU ASIC Engineer to contribute to our outstanding progress in chip design. At NVIDIA, you’ll collaborate with extraordinary talent and thrive in an environment that values diversity, collaboration, and remarkable accomplishments. What you'll be doing: In the role of a Senior LPU ASIC Engineer, you will play a crucial role in our innovative LPU chip design. Full-Flow Ownership: Responsible for Synthesis, floorplanning, place & route, timing constraints, UPF and LEC at the block/partition level and top level. Cross-Functional Optimization: Partner with IP, Front-End logic design and Architecture teams to streamline IP integration, drive PPA (Power, Performance, Area) optimizations, resolving architectural bottlenecks to enable efficient physical implementation. Tapeout Execution: Lead design closure in collaboration with IP, PnR, Sign-off teams, ensuring 100% verification compliance for successful GDSII handoff and tapeout. Methodology Innovation: Architect data-driven EDA flows and methodologies in collaboration with CAD teams, implementing automated enhancements that measurably improve PPA and design cycle efficiency. What we need to see: B.S. in Electrical/Computer Engineering or equivalent experience (M.S./Ph.D. preferred) with 5+ years of industry experience delivering full-flow physical design for large-scale, high-performance SoCs at advanced process nodes. Full-Flow Execution: Proven track record of driving designs through the complete RTL-to-GDSII flow, including synthesis, placement, CTS, routing, extraction, and physical/electrical verification. Low-Power Expertise: Deep understanding of low-power design intent (UPF/CPF), formal equivalency checks (LEC), and rule verification for complex multi-voltage domain architectures. Clock & Timing Mastery: Expert-level proficiency in advanced CTS methodologies, clock tree synthesis, and sign-off timing analysis (MCMM STA) using complex constraints. PPA Optimization: Demonstrated ability to implement aggressive power, performance and area optimization techniques, and identify reduction opportunities across the entire physical design cycle. Sign-off & Integrity: Strong command of power grid design, EMIR analysis, and ECO generation to ensure robust silicon integrity and timing closure. DFT & Block-Level Integration: Skilled in employing best-known methods to optimize and handle DFT structures within block-level physical design implementations. EDA Tool Proficiency: Expert-level command of industry-standard tool suites for end-to-end physical design flows. Automation & Innovation: Proficient in scripting (TCL, Python, Perl) to automate flows, with a forward-looking ability to integrate AI-driven optimizations for enhanced design efficiency. High-Speed IP Integration: Specialized experience in the physical design of blocks and partitions containing high-speed SerDes IPs, such as PCIe, CXL, C2C, and Die-to-Die interfaces a plus. Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until June 8, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.
$196k - $310.5k
Senior Power Integrity Engineer - LPU Packaging page is loaded## Senior Power Integrity Engineer - LPU Packaginglocations: US, CA, Santa Claratime type... ...for high-current, low-voltage rails within large GPUs, ASICs, or CPUs* Proven ownership of the chip-package-board PDN...SeniorWork experience placement$142.2k - $213.4k
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs... .... Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor...Senior- L&T Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong understanding of DFT fundamentals, including controllability, observability, and scan-...Senior
- A pioneering technology firm in Sunnyvale, CA is seeking an ASIC Design Verification Engineer to ensure the functional correctness of high-speed low-power digital integrated circuits. The ideal candidate will have significant experience in ASIC verification, particularly...Senior
- ...their team in Santa Clara, California. The ideal candidate will have over 5 years of hands-on experience in DFT and ATPG for SoC or ASIC designs, coupled with strong analytical and problem-solving skills. Responsibilities include working on cutting-edge semiconductor programs...Senior
$136k - $212.75k
...HPC, and data center innovations. The LPU (Language Processing Unit) team focuses... ...acceleration. We are hiring a Senior Power System Engineer to join the LPU team and lead development... ...configuration GUIs. Collaborate with ASIC and package teams to ensure power integrity...Senior$136k - $218.5k
...to see: BS (or equivalent experience) in Electrical or Computer Engineering with 5 years’ experience or MS (or equivalent experience) with... ...domain specific STA and timing convergence, such as GPUs, CPUs, LPU or SOCs Background in logic synthesis and equivalence checking/...Senior- A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within...Senior
$153.2k - $229.8k
A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree...Senior- An innovative high-tech startup in Santa Clara seeks a Senior Design Verification Engineer to architect and develop verification environments. The ideal candidate will have extensive experience in ASIC verification, strong skills in SystemVerilog and UVM, and a passion...Senior
- A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits in advanced process technologies. The role requires a strong VLSI background, with responsibilities including timing closure...Senior
- NVIDIA Gruppe is looking for a Senior ASIC Power Engineer in Santa Clara, California. This role involves designing hardware accelerators and processors for mobile, embedded, and datacenter platforms. The ideal candidate will develop high-performance designs and work collaboratively...Senior
$184k - $287.5k
NVIDIA Gruppe in Santa Clara is seeking a Senior Hardware Systems Engineer to drive hardware pathfinding for next-generation LPU platforms supporting demanding AI workloads. You will lead the design process, collaborate across teams, and ensure systems are production-ready...Senior- NVIDIA Gruppe in Santa Clara is looking for a Senior ASIC Verification Engineer to join our ASIC Verification team. This role involves verifying the industry's leading GPUs and collaboration with various teams to ensure the design's correctness. The ideal candidate will...Senior
- A leading technology company is seeking a Senior Design Verification Engineer in Santa Clara, CA. This role involves improving verification flows, collaborating... ...ideal candidate will possess significant experience in ASIC design, verification methodology, and programming. The...Senior
$136k - $264.5k
NVIDIA Gruppe is seeking a Senior Design Verification Engineer to enhance efficiency in their High Speed IO engineering teams. This role requires improving... ...has a deep understanding of computer architecture, ASIC design, and verification tools, alongside proficient programming...Senior$116k - $189.75k
NVIDIA Corporation in Santa Clara is seeking an ASIC Clocks Verification Engineer to collaborate with ASIC designers and verification engineers. You will verify high-frequency clock structures and design GPU clock architecture to meet requirements. The ideal candidate has...Senior$136k - $218.5k
Senior ASIC Power Engineer We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next‑generation mobile, embedded, and datacenter platforms. This position offers the opportunity...Senior- NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California. This position involves verifying designs and implementations of cutting-edge SoCs and GPUs, along with defining verification strategies and collaborating with ASIC designers. Candidates...Senior
$100k
A leading technology firm is seeking an experienced professional to support and build CAD infrastructure for ASIC development. The ideal candidate will have over 10 years of experience, a Bachelor's degree in a relevant field, and familiarity with EDA tools and scripting...Senior$136k - $218.5k
About NVIDIA At NVIDIA, we push the boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer - GPU means working on modern technology powering consumer graphics...Senior$196k - $310.5k
Senior System Level Test Engineer Join NVIDIA’s senior engineering team to push the frontiers of system‑level testing for leading GPUs, SoCs, and ASICs. Responsibilities Lead the design, automation, and validation of System Level Tests (SLT) for High Volume Manufacturing...Senior$168k - $264.5k
Senior Reliability Engineer - LPU Packaging page is loaded## Senior Reliability Engineer - LPU Packaginglocations: US, CA, Santa Claratime type: Full timeposted on: Posted Todayjob requisition id: JR2013787NVIDIA is looking for a Senior Reliability Engineer to join our...Senior$136k - $218.5k
Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted 2 Days Agojob requisition id: JR2017377NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the...Senior$196k - $310.5k
...make a lasting impact on the world. We are now looking for a Senior Post Silicon Validation Engineer. NVIDIA is seeking Senior Post Silicon Validation Engineer to implement the world’s leading SoC's, GPU's and ASIC's. This position offers the opportunity to have real...Senior$150k - $220k
E-Space in Saratoga is seeking a Senior ASIC Design Engineer to join our processor subsystem team. This full-time role focuses on the configuration, integration, and verification of Arm processor IP for satellite IoT connectivity ASICs. You will collaborate with SoC architects...SeniorFull time- NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional teams to devise timing closure strategies and will leverage your expertise to enhance our innovative projects. The ideal...Senior
- ...ideal candidate has a strong background in Static Timing Analysis and a minimum of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints and improve design workflows. Competitive salary range is $136,000...Senior
$180k - $250k
Eridu AI is looking for a Senior ASIC Diagnostic & Silicon Bring-Up Engineer to drive post-silicon bring-up, debug, and validation of next-generation ASICs. This position involves developing diagnostic infrastructure and automation frameworks for early validation of high...Senior$180k - $250k
Eridu Corporation is seeking a Senior ASIC Diagnostics Engineer in Saratoga, California. The ideal candidate will drive post-silicon bring-up and debug high-performance ASICs while building diagnostic tools and frameworks. The candidate should hold a Bachelor's degree...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior LPU ASIC Engineer. Be the first to apply!
- senior game producer Santa Clara, CA
- senior manager process engineering Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA
- senior manager clinical operations Santa Clara, CA
- senior optical engineer Santa Clara, CA
- senior lead project manager Santa Clara, CA
- senior manager quality engineering Santa Clara, CA
- senior device engineer Santa Clara, CA
- senior full stack developer Santa Clara, CA
- senior planner Santa Clara, CA
