Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT & ATPG Engineer for SoC/ASIC

Envision Technology Solutions

Envision Technology Solutions is seeking a skilled professional to join their team in Santa Clara, California. The ideal candidate will have over 5 years of hands-on experience in DFT and ATPG for SoC or ASIC designs, coupled with strong analytical and problem-solving skills. Responsibilities include working on cutting-edge semiconductor programs and utilizing industry-standard DFT/ATPG EDA tools. A solid grasp of digital design fundamentals and communication skills are essential for success in this fast-paced environment. #J-18808-Ljbffr Envision Technology Solutions

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior DFT & ATPG Engineer for SoC/ASIC in Santa Clara, CA vacancy
  • L&T Technology Services Limited is seeking an experienced engineer with over 5 years of hands-on expertise in DFT and ATPG for SoC or ASIC designs. The candidate should have a strong understanding of DFT fundamentals, including controllability, observability, and scan-... 
    Senior

    L&T Technology Services Limited.

    Santa Clara, CA
    3 days ago
  • $142.2k - $213.4k

    A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs...  .... Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $65k - $98k

    UST is looking for a DFT Engineer - Associate III to work on Semiconductor Product Validation in Santa Clara...  ...have over 5 years of experience in DFT for ASIC/SoC development, a strong understanding of scan design and ATPG, and hands-on experience with tools like Synopsys... 
    Suggested

    UST

    Santa Clara, CA
    3 days ago
  • $135k - $160k

     ...goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re...  ...run Automatic Test Pattern Generation (ATPG) tools and methodologies, including generating...  ..., and yield optimization on complex SoCs or ASICs. Hands‑on experience with Automated... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    4 days ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    4 days ago
  • $105.65k - $200.34k

    Intel Corporation is seeking a DFT ATPG engineer in Santa Clara, California. The role involves developing DFT logic design, ensuring high test coverage, and collaborating with cross-functional teams to integrate DFT features. Minimum qualifications include a BS in a relevant... 
    Senior

    Intel Corporation

    Santa Clara, CA
    3 days ago
  •  ...role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs. The ideal candidate has a strong background in Static...  ...5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    Responsibilities Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full-...  ...equivalent experience) in Electrical or Computer Engineering with 5+ years’ experience or MS (or equivalent... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    2 days ago
  •  ...You Can Expect We are looking for a Senior Staff DFT Engineer with hands-on experience in scan-based...  ...coverage closure, and DFT signoff for complex SoC designs. Key Responsibilities...  ...teams Generate, simulate, and debug ATPG scan patterns; analyze results and drive... 
    Senior
    Shift work

    PHIZENIX

    Santa Clara, CA
    2 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    11 hours ago
  • $112.2k - $242k

    A leading tech company in Mountain View is seeking a Design Verification Engineer to architect verification environments for ASIC SoCs. The ideal candidate will have a minimum of 8 years of experience and a deep knowledge of verification processes. Responsibilities include... 
    Senior
    Full time

    Arrow Electronics

    Mountain View, CA
    2 days ago
  • $237k - $296k

     ...high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon...  ...functional verification of next-generation SoCs, ensuring bit-accurate integrity and high...  ..., preferably with a background in ASIC design verification, and deep hardware knowledge... 
    Senior

    Rivian

    Palo Alto, CA
    1 day ago
  • $136k - $218.5k

     ...AI and accelerated computing, we seek a Senior LPU ASIC Engineer to contribute to our outstanding...  ...design for large-scale, high-performance SoCs at advanced process nodes. Full-Flow Execution...  ...silicon integrity and timing closure. DFT & Block-Level Integration: Skilled in... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $105.65k - $200.34k

    Job Details Job Description: The DFT ATPG engineer develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT...  ...and microarchitecture features of the block, subsystem, and SoC under DFT being designed (including TAP, SCAN, MBIST, BSCAN, proc... 
    Local area
    Shift work

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...processes for NVIDIA’s GPUs, CPUs, LPUs, and SoCs at block level, cluster level, and full...  ...experience) in Electrical or Computer Engineering with 5 years’ experience or MS (or equivalent...  ...checking/FV. Understanding of DFT logic and experience with DFT timing closure... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $120k - $220k

     ...quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you...  ...standard DFT tools • Own the full ATPG lifecycle: verification, coverage...  ...for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    3 days ago
  • $225k

    Frey Consulting Group is seeking 4 experienced ASIC/VLSI Engineers for permanent, full-time, onsite roles in Silicon Valley. The successful candidates will support advanced semiconductor and AI/networking programs with tier-1 clients. Key requirements include 8+ years of... 
    Senior
    Permanent employment
    Full time

    Frey Consulting Group

    Milpitas, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA Gruppe is seeking a Senior SOC Design Engineer to join our SOC Design team in Santa Clara, California. You will integrate advanced ASICs, develop methodologies for SOC creation, and streamline design processes. A minimum of 3 years of hands-on chip design experience... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $185k - $250k

    A Silicon Valley-based hardware startup is looking for a highly experienced Post-Silicon ASIC Validation Engineer. The role involves leading validation of complex networking ASICs and chiplet-based architectures. The ideal candidate has strong expertise in post-silicon... 
    Senior

    Eridu Corporation

    Saratoga, CA
    11 hours ago
  • NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California. This position involves verifying designs and implementations of cutting-edge SoCs and GPUs, along with defining verification strategies and collaborating with ASIC designers. Candidates... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  •  ...Qualifications 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing Proven expertise in ATPG pattern generation, analysis, and debug Experience... 

    Envision Technology Solutions

    Santa Clara, CA
    2 days ago
  •  ...Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus...  ...chip architecture and drive DFT requirements early in the design cycle...  ...boundary scan. Good experience with ATPG and EDA tools like TestMax, Tetramax,... 
    Work experience placement

    Cisco

    San Jose, CA
    6 days ago
  • $136k - $218.5k

    About NVIDIA At NVIDIA, we push the boundaries of computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer - GPU means working on modern technology powering consumer graphics... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted...  ...the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    4 days ago
  • A pioneering technology firm in Sunnyvale, CA is seeking an ASIC Design Verification Engineer to ensure the functional correctness of high-speed low-power digital integrated circuits. The ideal candidate will have significant experience in ASIC verification, particularly... 
    Senior

    Avicena Inc.

    Sunnyvale, CA
    2 days ago
  • $142.2k - $213.4k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering Group...  ...General Summary: As a DFT Engineer you will work...  ...fundamentals in digital ASIC design; experience using...  ...and implementing SOC level verification on large...  ...techniques include JTAG, ATPG, test pattern translation... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration... 
    Senior

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    3 days ago
  • $150k - $220k

    E-Space in Saratoga is seeking a Senior ASIC Design Engineer to join our processor subsystem team. This full-time role focuses on the configuration...  ...IoT connectivity ASICs. You will collaborate with SoC architects and drive technical challenges through to completion... 
    Senior
    Full time

    E-Space

    Saratoga, CA
    3 days ago
  • $65k - $98k

    DFT Engineer - Associate III - Semiconductor Product Validation UST is searching for a DFT Engineer...  ...strong understanding of scan design, ATPG, fault models (stuck-at, transition,...  ...scan, MBIST, LBIST, and boundary scan for ASIC/SoC designs Develop and integrate scan... 
    Temporary work
    Local area
    Flexible hours

    UST

    Santa Clara, CA
    3 days ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 
    Senior

    jobr.pro

    Sunnyvale, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT & ATPG Engineer for SoC/ASIC. Be the first to apply!