Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Memory Packaging Engineer

$180k - $272k

MediaTek

Memory Packaging EngineerCategoryChip DesignLocationSan Jose, CAExperienceMore than 8 Years Work Expe.Job DescriptionMediatek is seeking a visionary and memory packaging technical leader to join our US team for Advanced Packaging Development. In this strategic role, you will lead and drive the development of cutting-edge 2.5D/3D packaging and memory subsystem solutions critical to our Datacenter/HPC, AI, Automotive, and Computing business units.You will serve as the key technical coordinator to bridge internal cross-functional teams, external customers, and external manufacturing partners. Your team’s mission is to lead the memory roadmap that meets the roadmap of the advanced packaging technologies and deliver the product from concept through to mass production. We are looking for an owner who combines deep technical expertise with strategic thinking, supply chain management experience, and a solid commitment to customer obsession.Work Location: San Jose, CA, or San Diego, CARoles and Responsibilities:• Supports MediaTek’s Memory packaging technology development including but not limited to HBM package, cHBM, LPDDR package for mobile applications, In Package Memory (IPM) for Edge AI, etc. • Technical Leadership and Development: Lead the memory roadmap development and package integration plan. Collaborate closely with IP, ASIC design, package design, Signal Integrity (SI), Power Integrity (PI), Thermal and modeling technologies, Product Engineering, and Test Engineering teams to enable innovative solutions.• Supply Chain and Technical Partner Management: Establish and manage third-party relationships with memory vendors. Drive material selection and BOM optimization to ensure manufacturability to meet electrical, mechanical, thermal, and system-level requirements.• Communication and Stakeholder Management: Monitor and report project progress, supply chain performance, and manufacturing metrics to senior management. Serve as the primary interface for external customers and key enablement partners to ensure alignment on product quality, reliability, system needs, and optional requirements.• Travel: Domestic and international travel required (10-15%) to closely collaborate with partners/suppliers, customer engagements, and internal team alignment.Main Requirements and Qualifications• Advanced Packaging Fundamentals: Comprehensive knowledge of package co-design, electrical Signal/Power Integrity (SI/PI), thermal management, and thermomechanical principles. Expert understanding of inherent 2.5D/3D integration challenges, including warpage, CTE mismatch, die stress, and micro-interconnect reliability.• Memory Architecture & Process Expertise: Deep, hands-on understanding of diverse memory package architectures and their end-to-end manufacturing process flows.• JEDEC Standard Mastery: Comprehensive knowledge of JEDEC specifications across a wide spectrum of memory technologies, including HBM, LPDDR, and GDDR.• Technology Readiness & Integration: Proven track record of evaluating memory technology readiness and driving seamless integration from concept through to mass production, e.g. cHBM for HPC/AI applications, In-package memory or stacked memory for power/area constrained applications.• Advanced Failure Analysis: Expertise in package-level and memory-level failure analysis (FA), defect isolation, and driving root-cause problem solving to improve yield and reliability.• Supply Chain & Partner Management: Proven ability to manage complex BOMs, procurement strategies, logistics, and inventory. Exceptional track record of building and maintaining strategic relationships with key enablement partners, memory vendors, and customers.• Technical Leadership: Demonstrated ownership, high standards, strategic thinking, and customer obsession. Proven ability to establish new technical capabilities, mentor junior engineers, and influence cross-functional teams.Salary range: $180,000- $272,000Employee may be eligible for performance bonus, short and long term incentive programs. Actual total compensation will be dependent upon the individual's skills, experience and qualifications. In addition, MediaTek provides a variety of benefits including comprehensive health insurance coverage, life and disability insurance, savings plan, Company paid holidays, Sick Leave, Vacation time, Parental leave, 401K and more.MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.#LI-NL1

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Memory Packaging Engineer in San Jose, CA vacancy
  •  ...breakthrough technology takes more than great engineering—it takes a team of exceptional people...  ...Corporation is seeking a Senior IC Packaging Engineer to provide technical leadership...  ...packaging expertise for SoCs, ASICs, or memory products.Deep hands-on expertise in Flip... 
    Suggested

    Axiado Corporation

    San Jose, CA
    1 day ago
  •  ...individual will work closely with silicon & package design, marketing, NPI, assembly/...  .... Job Scope (Advanced Package Technology Engineer)-Provide deeper expertise in 2.5D / 3D technology...  ...with external assembly partners-Lead in memory supplier(s) engagement to define... 
    Suggested
    Full time
    Local area
    Flexible hours

    Broadcom

    San Jose, CA
    1 day ago
  • $121.7k - $214.2k

     ...detailed design solutions, be able to present to other design engineers and manufacturing engineers the proposed solution, perform DFM...  ...on new challenges are attributes of the successful engineer at Memory Test.Overview of ResponsibilitiesCollaborate with Hardware, Software... 
    Suggested
    Local area
    Remote work
    Relocation
    Flexible hours

    Universal Robots

    San Jose, CA
    3 days ago
  •  ...direct optical connections among thousands of GPUs and memory units. The company's SuperSwitch is an ultra-low power consumption...  ...Position Summary  We are seeking a hands-on Senior Packaging Failure Analysis Engineer to lead root-cause investigation of complex failures... 
    Suggested
    Shift work

    nEye.ai

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...hardworking, motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP verification Team! At NVIDIA, we have crafted...  ...a team.With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of...  ...are seeking a detail-oriented and analytical Technologist, Packaging Engineering to join our team in Milpitas, United States. In this role, you... 
    Full time
    Contract work
    Temporary work
    Work experience placement
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Sandisk

    Milpitas, CA
    10 days ago
  •  ...enabling direct optical connections among thousands of GPUs and memory units. The company's SuperSwitch is an ultra-low power...  ...This role is for a highly skilled and experienced Principal Packaging Design Engineer to lead the development of our next-generation silicon... 
    Contract work

    nEye.ai

    Santa Clara, CA
    25 days ago
  • $108k - $184k

     ...Computing and Visualization.NVIDIA’s System Product Team is looking for curious, collaborative, and motivated hardware engineers to take our GPU memory subsystem from first silicon power-on to production.What you'll be doing:Planning and performing DDR memory tuning,... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • TypeContract Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol, memory transactions... 

    ACL Digital

    San Jose, CA
    15 hours ago
  • $152k - $179k

     ...Job Description Job Description Senior Memory Validation Engineer Location: Santa Clara, CA | Candidates must currently reside in California...  ...the pay of employees in similar positions. Compensation package also includes new-hire RSU grants, the opportunity for... 
    Full time

    Certified Employment Group

    Santa Clara, CA
    3 days ago
  • $88k - $149.5k

     ...creative solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a passionate Optical Packaging Test Engineer who is committed to making a difference in the world through their contributions. You will be responsible for testing... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $133.5k - $183.5k

    Who We AreApplied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced...  ...Key ResponsibilitiesAid in the establishment and management of packaging suppliers and related processes and procedures.Develop test plans... 
    Full time

    Applied Materials

    Santa Clara, CA
    15 hours ago
  • $109.94k - $151.17k

     ...innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and X.Position OverviewWe seek a highly motivated Senior Packaging Engineer to drive package development and deployment within our New Product Introduction (NPI) pipeline. This role will work closely... 
    Permanent employment
    Full time
    For subcontractor
    Day shift

    Analog Devices

    San Jose, CA
    2 days ago
  • $132k - $158k

    Job Title: Sr Packaging EngineerLocation: This position is based in our Campbell, California offices. This position is on-site and full...  ...and lifecycle management of products. The Sr Packaging Engineer will collaborate closely with R&D, Quality, Regulatory Affairs... 
    Full time
    Contract work
    Work experience placement
    Local area

    Imperative Care

    Campbell, CA
    2 days ago
  • $136k - $212.75k

     ...solutions to extraordinary problems in a wide range of sectors. To this purpose, we are now seeking a hard-working Senior Package Layout Engineer who is committed to making a difference in the world through their contributions!This position will collaborate with Technical... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $124k - $195.5k

    Join us in an outstanding opportunity as a Senior Package Modeling Engineer in the Advanced Technology Group (ATG) at NVIDIA. Using our history of innovation, you will contribute to the next era of computing, driven by AI and pioneering technology. As part of our team,... 
    Full time

    Nvidia

    Santa Clara, CA
    15 hours ago
  • $109.94k - $151.17k

     ...today's innovators stay Ahead of What's Possible. Learn more at and on LinkedIn and X.We are looking for a highly motivated Packaging Engineer who will drive IC package and power module development activities for ADI’s new and existing products. This position will be... 
    Permanent employment
    Full time
    Work experience placement
    For subcontractor
    Work at office
    Day shift
    Afternoon shift

    Analog Devices

    San Jose, CA
    3 days ago
  • $108k - $172.8k

     ...you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is seeking an experienced package mechanical FEA engineer for very-large and complex packages for industry-leading ASICs. You will be part of a worldwide R&D team developing... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    4 days ago
  • $138.8k - $190.85k

     ...billion devices shipped, SiTime is changing the timing industry. For more information, visit: .Job SummaryThe Senior Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’... 
    Overseas

    SiTime

    Santa Clara, CA
    3 days ago
  •  ...enabling direct optical connections among thousands of GPUs and memory units. The company's OCS is an ultra-low power consumption...  ...scalability. Job Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration of advanced... 
    Contract work

    nEye.ai

    Santa Clara, CA
    27 days ago
  • $133.5k - $183.5k

     ...Who We AreApplied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced...  ...Key ResponsibilitiesAid in the establishment and management of packaging suppliers and related processes and procedures.Develop test plans... 
    Full time

    Applied Materials

    Santa Clara, CA
    5 days ago
  • $209.1k - $282.9k

    Arm has a great opportunity for a Staff Engineer in our System-in-Package team! This Engineer will become part of a team responsible for implementing ARM’s next generation of SoC’s in the IoT, Automotive, and Compute spaces. These complex designs use current and emerging... 
    Work at office
    Local area

    ARM

    San Jose, CA
    15 hours ago
  • $161k - $221k

    Who We AreApplied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced...  ...high caliber cross-functional research team to develop advanced packaging solutions for next-generation smart glasses and high‑... 
    Full time

    Applied Materials

    Santa Clara, CA
    2 days ago
  • $108.2k - $173.2k

     ...Come be a part of our team! Nextest, a Division of Teradyne is looking for a highly motivated and talented Mechanical Manufacturing Engineer to join our New Product Introduction (NPI) team based in San Jose, California. We are a small, close-knit team working in an... 
    Contract work
    Local area
    Relocation
    Flexible hours

    Universal Robots

    San Jose, CA
    2 days ago
  •  ...Quarter Schools: June 21, 2027 - December 10, 2027 WHAT YOU WILL BE DOING: We are seeking a highly motivated ASIC Package Engineering intern/co-op to join our team and work with our team of engineers in bringing new and advanced packaging technology to reality... 
    Full time
    Summer work
    Internship
    Summer internship
    Worldwide

    AMD

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...computing, and visualization — and the memory subsystem is one of the most consequential...  ...HBM are where architecture, silicon, packaging, and manufacturing collide with reality....  ...are hiring a Senior Memory Qualification Engineer inside the Silicon Co-Design Group who will... 
    Full time
    Immediate start
    Flexible hours
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $138k - $206k

     ...effectively handle the computational and memory requirements of these workloads while...  ...closely with both hardware and software engineers to identify and address the unique challenges...  .... This is in addition to our diverse package of benefits centered around the wellbeing... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $320k

    Join NVIDIA's GPU memory architecture team and help define the DRAM and memory architecture of our Innovative silicon and systems across many domains. As a Distinguished Engineer, you'll develop the long-term technical strategy for Memory architecture including DRAM interfaces... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...together, we’ll advance your career.Senior Server Systems Debug Engineer THE ROLE: We are looking for a dynamic, energetic and...  ...root cause resolution. KEY RESPONSIBILITIES:Working on RAS, PCIe, Memory, MCA, CXL and Micro-Controller related failures with customers... 

    AMD

    Santa Clara, CA
    4 days ago
  • $168k - $258.75k

     ...responsible for crafting and implementing silicon pad rings, as well as working with a variety of package technology types and complex technologies. This is not just another engineering role—it’s a unique opportunity that actively encourages innovative, out-of-the-box problem... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Memory Packaging Engineer. Be the first to apply!