Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC RTL Design Engineer, AI Hardware

$200k - $290k
Full-time

Cerebras Systems

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services.

This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference.

About The Role:

As a senior front-end design engineer, you will be a key part of the world-class team designing and developing the next generations of the Cerebras Wafer Scale Engine (WSE). This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance, power-efficient, and scalable solutions. You will collaborate closely with the design verification, physical design, software and system teams to bring innovative semiconductor architectures from concept to production, addressing the unique challenges of building WSE systems.

Responsibilities:

  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis.

  • Work closely with PD team members for design closure to meet PPA goals.

  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage.

  • Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product.

  • Debug silicon-level functional, timing, and power issues during bring up.

  • Requirements

  • Master’s degree in Computer Science, Electrical Engineering, or equivalent.

  • Can work in a hybrid work environment.

  • 8+ years of experience in delivering complex, high performance high quality RTL designs.

  • Experience with Front End Chip integration and third-party IP integration.

  • Demonstrated experience in high-performance computing, GPU/CPU designs, machine learning or related fields.

  • Proven track record of multiple silicon success.

  • Experience collaborating with external vendors.

  • Networking stack experience including TCP/IP, RDMA and Ethernet.

  • Knowledge of PCIe, CPU interfaces and Serdes technology.

  • Working knowledge of scripting tools : Python, TCL.

Assets:

  • Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis is a plus.

  • Experience managing external ASIC vendor through product development cycle.

Location: Sunnyvale, CA (Open to Remote)

The base salary range for this position is $200,000 to $290,000 annually. Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications.

Why Join Cerebras

People who are serious about software make their own hardware. At Cerebras, we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  1. Build a breakthrough AI platform beyond the constraints of the GPU.

  2. Publish and open source their cutting-edge AI research.

  3. Work on one of the fastest AI supercomputers in the world.

  4. Enjoy job stability with startup vitality.

  5. Our simple, non-corporate work culture that respects individual beliefs.

Find out more about what it's like to work at Cerebras here !

Apply today and become part of the forefront of groundbreaking advancements in AI!

Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.

This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC RTL Design Engineer, AI Hardware in Sunnyvale, CA vacancy
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best-in-class ASIC Design Engineers...  ...up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis...  ...is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...into complex silicon designs and multi-component...  ...production-grade RTL coding, debug intricate...  ...and multi-site engineering groups to resolve architectural...  ....Experience in ASIC development with...  ...or VHDL (Vhsic Hardware Description...  ...the best of Google AI, Software, and Hardware... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • $136k - $218.5k

     ...deep learning ignited modern AI — the next era of computing...  ...looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic...  ...checking/FV required from RTL to tapeout with industry-...  ...tools. Deep understanding of hardware architecture and hands-on... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $236k

     ...Develop implement, and maintain design blocks or components.Develop SystemVerilog RTL to implement logic for ASIC products according to...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...to shape the future of AI/ML hardware acceleration. You will... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $136k - $264.5k

     ...We are looking for a Sr. ASIC Design Engineer! NVIDIA is seeking best-in-class...  ...performance, area and power efficient RTL to achieve the design targets...  ...work experience ~ Proven hardware engineering background with a...  ...vacancy. NVIDIA uses AI tools in its recruiting... 
    Senior
    Full time
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...verification of complex digital design blocks by understanding...  ...interacting with design engineers to identify important...  ...verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:...  ...to shape the future of AI/ML hardware acceleration. You will have... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston...  ...equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog),...  .../ Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem...  ...highly skilled Senior ASIC Design Engineer to lead the design and... 
    Senior

    CyberCoders

    Santa Clara, CA
    12 hours ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the clocking...  ...deep learning ignited modern AI — the next era of computing. NVIDIA...  ...new Clocking topologies in RTL.Collaborate with Physical... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer...  ...of relevant work experienceA deep hardware engineering background with a...  ...for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...Cache Coherent Interconnects Design Team, you will be...  ...Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...is a deep understanding of ASIC design flow including RTL design and verification,...  ...existing vacancy. NVIDIA uses AI tools in its recruiting... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $163k - $236k

     ...cache subsystems, focusing on RTL design and microarchitecture for...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...processor components or AI accelerators.Experience with...  ...shape the next generation of hardware experiences, delivering unparalleled... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over...  ...recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is...  ...-on experience in SoC architecture, RTL design, and verification.Strong proficiency... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    12 hours ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI...  ...implement high performance, area and power efficient RTL to achieve design targets and specifications.As part... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...Meet the TeamThe Common Hardware Group (CHG) creates...  ...central to the AI era, powering Cisco’s...  ...product development—from design to qualification to production...  ....Implement Verilog RTL to meet timing,...  ...Electrical or Computer engineering and 7+ years of ASIC Design related... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world...  ...develop various innovative IPs for hardware security, clocking, voltage...  ...development and deployment of agentic AI frameworks for DV workflows such as... 
    Senior
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    1 day ago
  • $150k - $220k

     ...fundamentally change the design, economics,...  ...We are seeking a Senior ASIC Design Engineer to join our processor...  ...the intersection of RTL design and functional...  ...subsystem on post-silicon hardware Required Qualifications...  ...artificial intelligence (AI) tools to support... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    28 days ago
  •  ...Job Title: Senior ASIC / SoC Network-on-Chip Design Engineer or Senior ASIC Design Engineer Location: Mountain View...  ...Network-on-Chip (NoC) IP for advanced AI SoCs. • Define microarchitecture...  ...and develop synthesizable RTL using Verilog/SystemVerilog. • Drive... 
    Senior
    Full time
    Local area
    Night shift

    Themesoft Inc

    Mountain View, CA
    7 days ago
  • $138k - $197k

     ...improvements in overall design.Design and document...  ...or more blocks of an ASIC, including functionality...  ...degree in electrical engineering, computer engineering,...  ...etc.).Experience with RTL design using Verilog or...  ...to shape the future of AI/ML hardware acceleration. You will... 
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...medium size IP.Perform RTL coding, function/...  ...in Electrical Engineering, Computer Engineering...  ...integration.Experience in ASIC development...  ...Experience with ASIC design methodologies for clock...  ...next generation of hardware experiences,...  ...the best of Google AI, Software, and Hardware... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    2 days ago
  • $132k - $207k

     ...recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA...  ...hear from you!We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a...  ....You'll work cross functionally with ASIC and mixed-signal engineers to customize... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...computing experiences—from AI and data centers, to...  ...contribute to the ASIC (chip) design for high-performance network...  ...teams, and product engineers to achieve first pass...  ...will work with senior silicon design engineers...  ...implementationFront-end RTL design and integration... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $2,000 per month

     ...Etched is building AI chips that are hard-coded...  ...than a B200. With Etched ASICs, you can build products...  ...Responsibilities As an RTL Engineer at Etched, you will be...  ...develop and implement design verification strategies...  ...build model-specific hardware. Larger and larger... 
    Work experience placement
    Work at office
    Relocation package

    ETCHED LLC

    Cupertino, CA
    2 days ago
  • $140k - $229.8k

     ...Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral...  ...e-readers and beyond.The Hardware Security team works on cutting...  ...and is seeking Hardware Design engineers with solid ASIC...  ..., verilog/system-verilog RTL design, Clock Domain Crossings... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $135.9k - $201.13k

     ...Across enterprise, cloud and AI, and carrier architectures...  ...Team, Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join...  ...pipelines, and IP blocks.Own RTL development for assigned...  ...arithmetic units, algorithm‑driven hardware implementation, packet... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $163k - $236k

     ...for digital logic at RTL using SystemVerilog...  ...and low-power hardware. Drive coverage-driven...  ...verification closure for ASICs or FPGAs.Utilize...  ...in Electrical Engineering, Computer Engineering...  ...Experience working with design verification (DV)...  ...the best of Google AI, Software, and... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $168k - $264.5k

     ...Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our...  ...impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company...  ...ensure we design and optimize hardware and software for maximum...  ...root-causing failures across RTL, testbench, and environment...  ...experience in leveraging Generative AI and LLMs to accelerate... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    1 day ago
  • $122.44k - $232.19k

     ...coming era of physical AI systems-beyond the...  ...verification engineers who are passionate...  ...spanning software, RTL, and emulation platforms...  ...lowest levels of hardware implementation. Working...  ...with architecture, design, and software teams...  ...or custom ASIC designs.• 3+ years... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $129.2k - $209k

     ...Collaboration, Execution, Integrity, and Inclusion. We weave AI into the fabric of everything we do and use it to...  ...that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $120k - $225k

     ...Description We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing...  ...that will bring our next-generation AI processors to life.   About Us:...  ...logic that drives our breakthrough AI hardware.   The team works closely with architecture... 
    Senior
    Night shift

    Mythic

    Palo Alto, CA
    28 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC RTL Design Engineer, AI Hardware. Be the first to apply!