Senior Digital Verification Engineer - SerDes IP
Jobleads-US
NVIDIA Corporation in California is seeking a Senior Digital Design Verification Engineer to verify the design and implementation of SerDes IPs used in high‑speed interfaces for gaming and AI. Join a best‑in‑class team delivering validated IPs across standard and proprietary protocols.
You will develop test plans, create reusable verification components in SystemVerilog/UVM, and collaborate with architects, designers, and cross‑functional teams to meet product schedules.
#J-18808-Ljbffr Jobleads-USVacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior Digital Verification Engineer - SerDes IP in Santa Clara, CA vacancy
$136k - $218.5k
...We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the... ...verify the design and implementation of our cutting edge SerDes IPs. This ground breaking technology will enable and...SeniorDigital$140k - $200k
...We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and... ...Develop and maintain UVM-based verification environments Create test plans,... ...verification Good understanding of digital design fundamentals Experience...SeniorDigitalWork at officeL&T Technology Services
San Jose, CA20 hours ago$127.63k - $191.2k
...features best-in-class SerDes performance, ultra-low... ...and performance verification to ensure the integrity... ...PCIe, high speed SerDes IPs and ICs with lab instruments... ....Work with analog, digital and DSP design teams... ...qualification, and application engineering teams to resolve...SeniorDigitalPermanent employmentWork experience placementInternshipWork from homeMarvell
Santa Clara, CA2 days ago- ...delivers world‑class end‑to‑end engineering solutions by leveraging our... ...industry knowledge and digital expertise. By bringing... ...Experience Level Senior Design Verification Engineer (6–14 years of relevant... ...Experience verifying an IP block using standard Design...SeniorDigitalFull timeRemote workFlexible hours
QuEST Global
Sunnyvale, CA4 days ago - ...Application Engineering Application Engineering Description... ...on their own health. In a digital world built for autonomous... ...for a We are looking for a Senior Design Verification Engineer to join a global... ...Integration of proteanTecs IP into customer design, and signoff...SeniorDigitalWork at office
proteanTecs
Santa Clara, CA20 hours ago - ...Apple Inc. in Cupertino, California, is seeking a SerDes System Validation Engineer to lead system validation of mixed-signal SerDes IP across SoC and PHY contexts. You will collaborate with Analog-Mixed/Signal design teams to validate embedded circuits and ensure first...Senior
$153.5k - $310.5k
...Senior Design Verification EngineerThis role has been designed as 'Hybrid' with... ...Senior Design Verification Engineer with specialized knowledgeand... ...strategies for complex digital designs, ensuring functional... ...execute verification plans for IP-level and system-level...SeniorDigitalWork experience placementWork at officeLocal areaImmediate start2 days per weekHobbsnews
Sunnyvale, CA20 hours ago$200k
...Overview We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal... ...-on formal verification of complex digital systems. ~ Track record solving hard... ..., AMBA AXI/ACE, CHI) using assertion IP. Familiarity with cache coherence,...SeniorDigitalFull timeFlexible hoursVelaura AI
Santa Clara, CA7 days ago$184.7k - $324.8k
...Hardware We are looking for a SerDes System Validation Engineer to lead system validation of mixed-signal SerDes IP. In this highly visible... ...involved in mixed-signal verification tasks to better understand... ...culture, our benefits and our digital tools. By welcoming as many...DigitalRelocation$175.8k - $312.2k
...designers to join our high-speed SerDes team. Our team specializes in... ...intellectual-property (IP) for Apple's world-leading system... ...understanding and experience with digitally assisted analog design... ...large teams and guiding junior engineers Experience with high speed...SeniorDigitalFull timeRelocationApple
Cupertino, CA1 day ago- ...Synopsys, Inc. is a leader in semiconductor interface IP and silicon solutions, seeking an experienced Applications Engineer to drive customer success in PCIe and high‑speed SerDes integration. You will guide customers through integration and validation of Synopsys Interface...Senior
$168k - $264.5k
...NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers... ...knowledge of the fundamentals of computer architecture and digital build. ~ Excellent debugging and analytical skills. ~ Prior...SeniorDigitalNVIDIA Gruppe
Santa Clara, CA20 hours ago- ...Ayar Labs is seeking a Principal Engineer, Silicon Validation in San Jose. You will lead the validation strategy for electronic-photonic... ...first silicon bring-up, and oversee post-silicon validation of SerDes interfaces and mixed-signal blocks. You will mentor...Senior
$154k - $286k
...world of technology. The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a... ...to PCIe and CXL In this role, the engineer will be responsible for designing,... ...of experience Strong fundamentals in digital design, computer architecture, and system...SeniorDigital$106.4k - $172.15k
...Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection of innovation and... ...drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our...SeniorDigitalFull timeCasual workWork at officePalo Alto Networks
Santa Clara, CA1 day ago$226k - $338k
...Category Engineering Hire Type Employee Job ID 18614 Base Salary... .... We lead in chip design, verification, and IP integration, empowering the... ...deep expertise in analog, digital, and communications theory,... ...Developing and maintaining SerDes system models for PAM4...SeniorDigitalRemote workSynopsys Inc
Sunnyvale, CA21 days ago$163k - $236k
Plan the verification of complex digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog and UVM...SeniorDigitalWorldwideGoogle
Sunnyvale, CA3 days ago- ...in California seeks a Sr Principal SI/PI Engineer to advance high-speed IP products. You will contribute hands-on in SI/PI design, verification, and lab measurements, providing channel... .... The position requires strong SerDes/PHY expertise, 3D/2.5D extraction tool fluency...Senior
$235.1k - $353.4k
...opportunities for resolution. Description As a member of Apple's IP litigation team, you will not be merely monitoring outside... ...in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you...SeniorDigitalWorldwideRelocation$200k
...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC... ...Qualifications ● 10+ Years of experience verifying complex digital systems. ● Strong analytical and problem-solving skills....SeniorDigitalFull timeFlexible hoursVelaura AI
Santa Clara, CA7 days ago- ...Description Job Description SerDes analog designer focusing 100... ...Experience with analog and digital behavioral modeling, and/or synthesis... ...accelerated by Omni Design’s IP cores and the rapidly... ...potential inconsistencies or verification signals in application materials...SeniorDigital
Omni Design Technologies
Milpitas, CA24 days ago - ...NVIDIA Corporation is seeking a Senior Digital Design Manager to lead a high-performance mixed-signal/ digital... ...You will drive teams developing cutting-edge SerDes IPs and SoCs, focusing on PPA optimization and robust verification. The role demands 8+ years in mixed-signal...SeniorDigital
- ...Semiconductor Inc. in San Jose, CA, is seeking a Senior/Staff PLL Designer to develop high-performance PLLs... ...-submicron CMOS. You will collaborate with digital and software teams, perform system modeling, verification, and production support, and contribute to layout...SeniorDigital
- ...lead in chip design, verification, and IP integration, empowering... ...Architect, Manager, or Design Engineer, bringing extensive expertise in IC Digital, Mixed Signal, or... ...protocols such as SerDes, UCIe, PCIe, DDR, USB,... ...Synopsys solutions to senior managers and technical...Digital
Synopsys Inc
Sunnyvale, CAmore than 2 months ago $157.3k - $212.8k
...countries around the world.We are seeking an experienced Design Verification Engineers to build the next generation of our cloud server platforms.... ...- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testingPreferred qualification...Local areaFlexible hoursAmazon
Cupertino, CA4 days ago$136k - $218.5k
...NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-leading SoCs and GPUs... ...gaming console chips. We specifically focus on the backbone IPs for an ARM based System on-chip. What You'll Be Doing:...SeniorNVIDIA
Santa Clara, CA1 day ago- ...devices.Learn from the best Formal Verification team in the world and acquire... ...As a formal verification engineer working the complete formal... ...or multiple design blocks and IP’s (CPU, Cellular and... ...on experience with VLSI and digital logic design and verification...Digital
Apple
Santa Clara, CA1 day ago - ...Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer, you will be part of the engineering... ...and readiness. Integrate and verify DFT fabrics and IP within subsystems, ensuring correct connectivity, behavior...SeniorWeekly payTemporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA3 days ago - ...interconnects to scalable photonic engines, Lumilens is unlocking a new... ...to closure. Guided by the verification plan and methodology, you... ...signal co‑simulation — verifying digital blocks against behavioral /... ...Preferred High‑speed SerDes, PAM4, or FEC/coding (Reed‑Solomon...Digital
Lumilens Inc.
San Jose, CA20 hours ago $104.47 - $110.27 per hour
...Overview: The candidate will participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort. As part of a team of design and verification engineers, the successful candidate will work closely with other...SeniorTemporary workLocal areaCynet Systems
San Jose, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Digital Verification Engineer - SerDes IP. Be the first to apply!
Related searches
- validation specialist Santa Clara, CA
- computer validation engineer Santa Clara, CA
- senior validation engineer Santa Clara, CA
- validation engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- validation consultant Santa Clara, CA
- senior verification engineer Santa Clara, CA
- verification & validation engineer Santa Clara, CA
- soc design verification engineer Santa Clara, CA
- computer system validation engineer Santa Clara, CA