AI SoC Verification Engineer: UVM & Silicon Debug
Baidu USA
Baidu USA is seeking an experienced Design Verification Engineer for their Sunnyvale office to verify functionalities of AI SoC. The ideal candidate will have over 5 years of UVM based verification experience, advanced ASIC design knowledge, and solid problem-solving skills. You will collaborate with cross-functional teams, support mixed-signal co-simulation, and contribute actively to the verification process. Excellent communication skills in both English and Chinese are essential. #J-18808-Ljbffr Baidu USA
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the AI SoC Verification Engineer: UVM & Silicon Debug in Sunnyvale, CA vacancy
$136k - $218.5k
...Senior ASIC Design Verification Engineer to help drive sign... ...leading GPUs and SoCs. This position offers... ...regulation and silicon correlation. Own the... ...development & debug and delivering Verification... ...of agentic AI frameworks for DV... ..., System Verilog, UVM, SVA and functional...SuggestedWork experience placementRemote work$163k - $237k
...in electrical engineering or computer science... ...with verification methodologies and... ...languages (e.g., UVM and SystemVerilog... ...with low power, debug, GLS, formal verification... ...to many SoCs. About the job... ...custom silicon solutions that... ...best of Google AI, Software, and...SuggestedFull timeWorldwide$120k - $400k
...is to make the world’s best AI models run as efficiently as... ...availability. MatX is seeking silicon verification engineers to join our team as we... ...verification methodologies such as UVM, assertion-based... ...validation and post-silicon debug Strong understanding of silicon...SuggestedFull timeContract workFor contractorsWork experience placementFor subcontractorH1bWork at officeLocal area$168k - $264.5k
NVIDIA is seeking a Senior Verification Engineer for their Emulation division in Santa Clara... ...multiple teams while bringing SoCs up on emulation and debugging issues. This role requires proficiency... ...VHDL, C/C++, and experience with UVM verification environments. The...Suggested$156k - $229k
...degree in Electrical Engineering, Computer... ...of experience in verification methodologies and... ...Verification Methodology (UVM) and SystemVerilog... ...developing custom silicon solutions that power... ...best of Google AI, Software, and Hardware... ...-functionally to debug failures and...SuggestedFull timeWorldwide- MatX is seeking silicon verification engineers to enhance the efficiency of AI models with cutting-edge silicon technology. The role involves driving verification processes from architecture to production, utilizing advanced methodologies, and requires a strong technical...Full time
$196k - $368k
NVIDIA is looking for a Senior Post Silicon Validation Engineer in Santa Clara, California, to lead the validation of high-performance SOCs. This position emphasizes collaboration with... ..., a recognized leader in technology and AI. Highly competitive salaries, equity options...$159k - $239k
Post Silicon SoC Power and Performance Validation Engineer Ampere is a semiconductor design company... ...performance, energy efficient AI compute. We are part... ...results from design verification teams. Develop stress... ...bring‑up, boot processes, debugging, and device...Local areaFlexible hours- A leading IT services provider is seeking a Pre-Silicon Verification Engineer in Santa Clara, CA. The ideal candidate will have 5-7 years of experience in SOC/CPU microarchitecture and pre-silicon verification, along with strong skills in validation tools like Verilog...Long term contract
- ...want to be part of the AI revolution? Do you... ...and revolutionize AI silicon and system. Job Description... ...experienced design verification engineer to join our SoC team at Baidu’s... ...level. You will help on UVM Testbench development... ...functional verification, debug failures, lead bug...Work at office
Baidu
Sunnyvale, CA3 hours ago - ...Description We are sourcing for Pre-Silicon Verification Engineer with one of our Direct... ...req Qualifications Strong SOC/CPU microarchitecture and/or... ..., System Verilog, OVM/UVM, Synopsys VCS Familiarity of... ...plan and test development, debug, automation, etc. Additional...Long term contractImmediate start
$119.8k - $258k
...company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP... ...Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity...Full time- ...Connectedness industry. As an AI-first strategic... ...provider of SoC ASIC/FPGA and... .../ASIC RTL Design, UVM based verification, Emulation, FPGA based... ...Layout, Firmware, Silicon Bringup. Analog... ...functional correctness. Debug simulation... ...collaborate with design engineers to resolve issues....
Prodapt
Sunnyvale, CA4 hours ago - iFlow Inc. is seeking a Design Verification Engineer based in Santa Clara, CA, for a long-term position. The successful candidate will... ..., showcasing a strong proficiency in SystemVerilog and UVM, alongside debugging skills. Key responsibilities include developing...
- ...experienced, highly skilled and motivated Pre-Silicon Verification Engineer to join our core team. In this role,... ...blocks 5+ years hands-on coding of UVM verification environments C/C++... ...understanding of common LLMs Experience with AI or other large-scale datacenter-grade...For contractors
- Job Openings (Mid/Sr/Princ) Verification Design Engineer (UVM) About the job (Mid/Sr/Princ) Verification Design... ...testbench environment for a custom AI processor, including testbenches,... ...preferred. History of high quality first silicon success Some knowledge of ML, AI...
$147k - $220k
...energy efficient AI compute. As a pioneer... ...As an IP Design Verification Engineer, you will focus on... ...of Ampere IPs and SoCs. Your work will ensure... ...design, and post‑silicon teams and helping... ...generate tests, debug failures, evaluate... ...building SVTB/SV UVM/OVM based verification...Local area$138k - $198k
...the future of AI/ML hardware acceleration... ...custom silicon solutions that... ...your design and verification expertise to verify... ...Verification Engineer, you will be... ...SystemVerilog/UVM for ASICs. Preferred... ...three or more SoC projects/cycles... ...corner‑cases. Debug tests with...Full timeWorldwide$200k - $320k
...experienced Design Verification engineer with at least 5 years of pre-silicon verification experience... ...subsystems, and/or SoC system level... ...driving DensityAI's AI accelerator program... ...verification ~ Debug for functional closure... ...~ Well-versed in UVM methodology and testbench...H1bVisa sponsorshipWork visaFlexible hoursNight shiftDensityAI
Mountain View, CAa month ago$200k - $322k
...57 Job Category: Engineering Time Type: Full time... ...a Lead Post‑Silicon Validation Engineer... ...learning ignited modern AI — the next era of... ...in taking an SOC/GPU from concept level... ...the design and verification teams to define features... ...DRAM vendors to debug post‑silicon...Full time- Baidu US is seeking an experienced Design Verification Engineer for its Sunnyvale office. The role involves verifying the functionality of Baidu's AI SoC and requires at least 5 years of UVM-based verification experience. You will develop testbenches, conduct verification...Work at office
$128k
Tesla is looking for a SOC Verification Engineer to join their AI Hardware team in Palo Alto. This role focuses on RTL verification of SOCs to support projects... ...should have extensive DV experience and proficiency in UVM, System Verilog, and more. The position offers a...- ...computing experiences—from AI and data centers, to... ...a high‑impact Design Verification Engineer with strong technical... ...expertise, excels in debugging intricate architecture... ...across IP, subsystem, and SoC levels. You will work... ...Develop robust UVM‑based testbench architectures...
AMD
Santa Clara, CA4 hours ago $175k - $215k
...performance custom silicon; we develop system... ...to a Silicon Engineering Lead. Responsibilities... ...comprehensive, scalable verification plans Drive the... ...testbenches using UVM/SystemVerilog... ...and the ability to debug intricate hardware... ...leveraging Generative AI and LLMs to...Waymo
Mountain View, CA2 days ago$190k - $230k
...the world’s largest AI chip, 56 times larger... ...architects, designers, post‑silicon and software engineers to ensure a high‑... ...and implement verification strategies, detailed... ...gather coverage, and debug test failures. Collaborate... ...SystemVerilog testbench, DPI and UVM. Excellent...Cerebras
Sunnyvale, CA3 hours ago$136k - $218.5k
...problems that break late in a silicon program almost always... ...release, across GPU, SoC, and CPU programs spanning... ...looking for a hardware engineer who builds the methods,... ...production. Build and deploy AI assisted lab workflows.... ...regression results and debug-triage tooling. This...Shift work- ...intelligence (AI) is transforming... ...phases of ASIC verification and will be responsible... ...for the pre‑silicon correctness of... ...with 3rd‑party SoC IP blocks to... ...with design engineers to stay abreast... ...SystemVerilog and UVM, handling bug... ...circumstances. Triage and debug functional and...Work at officeRemote workFlexible hours
$160k - $282k
...Expect The Tesla AI Hardware team is at... ...Comprising brilliant engineers and visionaries,... ...creating custom silicon and optimized architectures... ...Tesla’s custom SoCs and Platforms... ...level simulations to debug complex test... ...systems. Design, verification or validation disciplines...Hourly payTemporary workFlexible hours$128k - $312k
...Expect The Tesla AI Hardware team... ...Comprising brilliant engineers and visionaries... ...custom silicon and optimized architectures... ...looking for a Verification Engineer to... ...traditional UVM‑based... ...digital IP and SoC subsystems Apply... ...code generation, debug assistance, or...Hourly payFull timeTemporary workFlexible hours$97.7k - $182.62k
...Get AI-powered advice on this job and... ...poster from Capgemini Engineering About the Job You'... ...team as a Design Verification Engineer,... ...advanced System-on-Chip (SoC) designs that integrate... ...high-quality silicon solutions. Your Role... ...SystemVerilog and UVM for IP and SoC...16 hoursFull timeLocal areaCapgemini Engineering
Santa Clara, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to AI SoC Verification Engineer: UVM & Silicon Debug. Be the first to apply!
Related searches
- ai engineer Sunnyvale, CA
- ai ml engineer Sunnyvale, CA
- senior ai engineer Sunnyvale, CA
- machine learning ai engineer Sunnyvale, CA
- ai developer Sunnyvale, CA
- ai prompt engineer Sunnyvale, CA
- ai engineer remote Sunnyvale, CA
- computer validation engineer Sunnyvale, CA
- validation engineer Sunnyvale, CA
- computer system validation engineer Sunnyvale, CA