Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

MTS, DDR Design Verification (AI2487)

$176.2k - $281.9k

SiMa Technologies

DescriptionJob Title: MTS, DDR Design Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office) Job ID: AI2487 Job Description: As the DDR Design Verification Engineer, you will participate in definition and develop the verification methodology for SiMa.ai’s MLSoC. You will be responsible for developing DDR test plans, test-benches (drivers, monitors and checkers/scoreboard etc..) and test cases. You will be executing test plans to verify the MLSoC - DDR functionality, performance and coverage analysis. You will work closely with the Architecture, RTL/uArch, and cross-functional teams. Opportunity to participate on DDR bring up on MLSoC Silicon in the lab. Required Background: BS in Computer Science/EE with 10+ years of experience or MS in computer science/EE with 8+ years of experience in SoC design verification. Experience with block level, cluster level or chip/SoC level verification. Proficiency in system verilog, UVM, constrained random and coverage driven verification methodology. DDR controller and/or DDR-IO verification experience is a must. Very good understanding of LPDDR JDEC specifications preferably for LPDDR5. Good understanding of DDR controller and phy functionality. Experience with development of test bench components, test plans for DDR/LPDDR IP verification. Good system verilog programming, debug and problem solving skills. Scripting languages, python or perl is a plus. Personal attributes: Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills. The annual salary for this position ranges from $176,200 to $281,900. The actual annual salary offered will depend on several factors, including - among others - job-related skills, experience, technical expertise, qualifications, work location, and business needs. The annual salary range for this position is subject to change and may be adjusted in the future. In addition to base salary, this role is also eligible for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges listed for U.S. roles reflect base salary only and do not include equity or other forms of compensation.EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the MTS, DDR Design Verification (AI2487) in San Jose, CA vacancy
  • $134.39k - $201.3k

     ...subsystems — spanning PCIe/CXL, Ethernet, DDR/Memory, Security/Boot, Low-Speed IO, and...  ...principle — sharing reusable components, verification environments, and knowledge across all business...  ...silicon.As part of the COE, you will design, verify, and deliver IP subsystem... 
    Suggested
    Permanent employment
    Full time
    Internship
    Work from home
    Shift work

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases,...  ...performance. Execute regressions, debug RTL/design issues, and drive functional and code coverage...  .../UVM expertise. Experience verifying DDR/HBM memory controllers or memory subsystems... 
    Suggested

    ACL Digital

    San Jose, CA
    3 days ago
  •  ...Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the...  ...complex failures across RTL, testbench, interfaces (PCIe/DDR/Ethernet), and system interactions.Optimize simulations, coverage... 
    Suggested

    AMD

    Santa Clara, CA
    4 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...for an adaptive, self-motivated design verification engineer to join our growing team. As a...  ...standard protocols such as AXI, AHB, PCIE, DDR etc. will be an advantageACADEMIC CREDENTIALS... 
    Suggested

    AMD

    San Jose, CA
    14 hours ago
  •  ...EXPERIENCE: Experience with C/C++ Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or Memory Controller. PHY Verification is a plus Experience with scripting... 
    Suggested

    Infobahn Softworld

    Santa Clara, CA
    2 days ago
  • $80 - $90 per hour

     ...Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you...  ...verification experience • Experience / Background with DDR or Memory Controller. PHY Verification is a plus • Experience... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    1 day ago
  • $183.8k - $263.6k

     ...grow. Because full product development—from design to qualification to production—is within...  ...organization as an ASIC design verification engineer in San Jose, CA. You collaborate...  ...is a plus - PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.Experience with Veloce/HAPS is a plusFormal... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP,... 
    Full time
    Local area
    Worldwide

    Broadcom

    San Jose, CA
    1 day ago
  • Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment... 
    Local area

    Texas Instruments

    Santa Clara, CA
    4 days ago
  • $165k - $241.4k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...the digital world.Your ImpactSet vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • Position:Design Verification Engineer (Einfochips)Job Description:Experience: 6+ YearsLocation: San Jose CAJob Description:What candidate will Be Doing:At-least 6+ years of experience in System Verilog HVL and C++/CAt-least 6+ year of experience in UVM.Experience in complete... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    1 day ago
  •  ...innovation, but also perpetually driven to design, develop, and test as a trusted partner...  ...skills:What You will Do:• Build State of Art Verification environment for IP,SS,SOC raning from...  ...processors, high speed peripheral(PCIe,UCIe,DDR)• Work with cross functional(PD,DFT,... 
    Work experience placement

    Quest Global Services

    Santa Clara, CA
    1 day ago
  •  ...silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office....  ...experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++.Formal Verification (Model Checking... 
    Work at office

    Baidu

    Sunnyvale, CA
    14 hours ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • $139k - $208.4k

     ...ResponsibilitiesAs a Senior Engineer GPU Graphics Core Performance Verification Engineer, you will help lead pre-silicon performance...  ...performance predictability, and workload optimization by ensuring GPU designs meet targeted performance expectations across architectural... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and AI technologies. You will drive verification... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $145k - $286k

     ...advance faster than ever.Job DescriptionPosition Title: Staff ASIC Design Verification Engineer (Technical role)Position Description:This is a...  ...all levels.Preferred Qualifications:Hands-on experience with DDR, PCIe/NVMe or NAND interfaces is an advantageExpert level with... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $141.91k - $200.34k

     ...the lives of every person on earth. We work every single day to design and manufacture silicon products that empower people's lives....  ...? If so, come join us to do something wonderful.As an IP Verification Engineer, you will be working on UCIe Mixed-Signal IP delivering... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $165k - $241.4k

     ...powering Cisco’s core Switching, Routing, and Wireless products. We design networking hardware for enterprises, service providers, the...  ...in the industry.Your ImpactParticipate in the ASIC design verification for Cisco high-end switching products.Perform end-to-end verification... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for... 

    AMD

    Santa Clara, CA
    4 days ago
  • $106.4k - $172.15k

     ...time problem-solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We're now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $164.47k - $269.1k

     ...Description: The Group: Intel's Advanced Design Foundational IP Organization (AD-FIP) within...  ...etc.), High-speed I/O Reference Designs (DDR, UCIe, PCIe, SerDes, GPIO), RF and...  ...skills including specification, design or verification.Preferred Qualifications: Experience in one... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...we advance your career. THE ROLE:As a member of the Front-End Verification team, you will play a critical role in validating the functional...  ...silicon readiness.THE PERSON:You are passionate about digital design and advanced verification methodologies. You thrive in... 

    AMD

    San Jose, CA
    2 days ago
  •  ...advance your career. THE ROLE: In this role, you will drive the verification of new and existing features for AMD’s FPGA devices, ensuring...  ...-functional engineering teams to deliver robust, bug-free designs. THE PERSON:  You are passionate about modern processor architectures... 

    AMD

    San Jose, CA
    14 hours ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  • $180.2k - $297.2k

     ...consumed by millions of people around the world. Come build with us!Role and ResponsibilitiesWe are seeking a highly skilled GPU Design Verification Engineer (GCDV) to join our team at SARC/ACL. As a key member of our team, you will concentrate on graphics core verification... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $168k - $336k

     ...advance faster than ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description: This is a...  ...benchesPreferred Qualifications:Experience verifying PCIe, NVMe, NAND, DDR, or CPU subsystems!Demonstrated leadership of large or... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to MTS, DDR Design Verification (AI2487). Be the first to apply!