Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer, Machine Learning Accelerators

$138k - $197k

Google LLC

RTL Design Engineer, Machine Learning Accelerators
Share RTL Design Engineer, Machine Learning Accelerators

Google Sunnyvale, CA, USA

Bachelor's degree in electrical engineering, computer engineering, computer science, or a related field, or equivalent practical experience.

4 years of experience with custom silicon design (e.g., SoCs, ASICs, etc.).

Experience with RTL design using Verilog or SystemVerilog.

Preferred qualifications:

Master's degree or PhD in electrical engineering, computer engineering, or computer science, with a focus on computer architecture.

Experience interacting with software, architecture, and other cross-functional teams.

Experience with a scripting language (e.g., Python or Perl).

Experience applying engineering best practices (e.g., code review, testing, refactoring).

Knowledge of processor design, accelerators, or memory hierarchies and machine learning algorithms.

Knowledge of high performance and low power design techniques.

About the job
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Understand the overall application of the chip, proposing and developing improvements in overall design.

Design and document one or more blocks of an ASIC, including functionality and timing.

Work with software teams on functionality, interfaces, and documentation.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer, Machine Learning Accelerators in Sunnyvale, CA vacancy
  • $138k - $197k

     ...improvements in overall design.Design and document one...  ...s degree in electrical engineering, computer engineering,...  ...etc.).Experience with RTL design using Verilog or...  ...Knowledge of processor design, accelerators, or memory hierarchies and machine learning algorithms.Knowledge of... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    9 hours ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us...  ...live at the heart of AWS Machine Learning servers. As a member of...  ...and power efficient RTL to achieve design targets...  ...members develop your engineering expertise so you feel empowered... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  • $176.6k - $247.3k

     ...live at the heart of AWS Machine Learning servers. As a member of...  ...Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of...  ...responsibilitiesAs an ASIC Design Engineer, you will:• Develop and...  ...and power-efficient RTL designs to meet project... 
    Suggested
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $200k - $290k

     ....About The Role:As a senior front-end design engineer, you will be a key part of the world-class...  ...This role requires deep expertise in RTL design and integration, with a strong...  ...computing, GPU/CPU designs, machine learning or related fields.Proven track record... 
    Suggested
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $163k - $236k

     ...and control subsystem's design microarchitecture...  ...Develop SystemVerilog RTL to implement logic for...  ...degree in Electrical Engineering, Computer Engineering,...  ...asynchronous logic, state machines and bus protocols.In this...  ...of AI/ML hardware acceleration. You will have an opportunity... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  •  ...RTL Design Engineer Building AI chips that are hard-coded for individual model architectures. As an RTL Engineer, you will be critical...  ...will work closely with state-of-the-art architectures for machine learning. You do not need to have experience working with these yet... 
    Work experience placement

    Ethan Alexander Group, Inc.

    Cupertino, CA
    2 days ago
  • $183k - $247.6k

    Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SOCs that are used to power today’s AI workloads in...  ...customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server... 
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $213k - $287.5k

     ...seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our...  ...technologies.As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the...  ...engineers as well as with the RTL/Arch. teamsAbout the teamUtility Computing... 
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to...  ...at the heart of AWS Machine Learning servers. As a member of...  ...an ASIC Physical Design Engineer to help us trail-blaze new...  ...with FE team to understand RTL and drive physical... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    9 hours ago
  •  ...Join Google's innovative team as an ASIC Design Engineer, where you'll develop custom silicon...  ...efficiency and integration in data center accelerators. Responsibilities: Create and...  ...on Chip (SoC). Develop SystemVerilog RTL to implement logic for ASIC products, adhering... 

    Jobleads-US

    Sunnyvale, CA
    1 day ago
  • $200k - $300k

     ...are looking for talented Design Verification Engineers to help verify and deliver...  ...closely with architects, RTL engineers, software...  ...engines, processors, or accelerator architectures. • Experience...  ...• Experience with AI, machine learning, or edge AI hardware. •... 
    Flexible hours

    Velaura

    Santa Clara, CA
    5 days ago
  •  ...Acceler8 Talent is seeking a Design Verification Engineer in Mountain View, CA, to own verification from planning to functional closure for AI accelerator silicon. The role collaborates with RTL, software, and architecture teams and drives verification strategies across... 

    Jobleads-US

    Mountain View, CA
    4 days ago
  • $200k - $300k

     ...are looking for talented Design Verification Engineers to help verify and deliver...  ...closely witharchitects, RTL engineers, software engineers...  ...engines,processors, or accelerator architectures. ~...  ...49 Experience with AI, machine learning, or edge AI hardware.... 
    Flexible hours

    Jobleads-US

    Santa Clara, CA
    3 days ago
  •  ...AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...Thread ripper™, or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power management...  ..., from microarchitecture definition and RTL development through silicon bring-up and... 

    AMD

    Santa Clara, CA
    9 hours ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs...  ...high-performance silicon that powers next-generation AI, machine learning, cloud computing, and hyperscale data center... 

    CyberCoders

    San Jose, CA
    2 hours ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...closely with architecture, RTL, CAD, technology, and product engineering teams, you will help deliver high...  ...delivery.Contribute to AI-assisted and machine learning-driven design optimization... 

    AMD

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...graphics, PC gaming, and accelerated computing for more...  ...Senior Physical Design and Timing Engineer to join our dynamic and...  ...More recently, GPU deep learning ignited modern AI —...  ...NVIDIA is a “learning machine” that constantly evolves...  ...implementation from RTL to gds2, including... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $100k

     ...Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...implementation techniques and close RTL collaboration.Strong problem solver who...  ...LearnHow to implement cutting-edge AI accelerators, high-performance CPUs and the SOCs that... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    9 hours ago
  •  ...apply.Job Description:Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position involves...  ...knowledge surrounding all aspects of implementation and supporting RTL designs using Verilog/SystemVerilog.Responsibilities include,... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    3 days ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication...  ...: The PMTS Digital Design Engineer will lead the architecture...  ...microarchitecture development, and RTL design of high-performance...  ...systems.Experience in AI/ML acceleration, vector processing, or... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $138k - $197k

     ...microarchitecture of a small to medium size IP.Perform RTL coding, function/performance simulation...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...architecture.Experience with ASIC design methodologies for clock domain checks, reset... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    4 days ago
  •  ...build great products that accelerate next-generation...  ...IP, resulting in final designs that meet product defined...  ...collaborating with other engineers located in different sites...  ...and are willing to learn and ready to take on problems...  ...root cause; work with RTL and firmware engineers... 

    AMD

    San Jose, CA
    4 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 

    Baidu

    Sunnyvale, CA
    2 days ago
  • $280k

    Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs, CO (on-site)Salary: $280k-580k total compHelp design the chips that move the world's AI data.Every AI model trained in a hyperscale data center depends on silicon that... 

    CyberCoders

    Mountain View, CA
    1 hour ago
  • $100k

     ...looking for contributors of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full physical design flow with a specific... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    9 hours ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement...  ...performance, area and power efficient RTL to achieve design targets and...  ...engaging with the latest advancements in machine learning and AI to create powerful solutions.What... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...computer graphics, PC gaming, and accelerated computing for more than 25...  ...are looking for a physical design engineer to be a part of NVIDIA’s physical...  ...through collaboration with RTL, synthesis, DFT, foundry,...  ...(e.g., NumPy, SciPy, scikit-learn, PyTorch, etc.)Proficiency in... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...innovation. Will you help us design the next generation of...  ...As part of Apple's Silicon Engineering Group, you will help build...  ...memories, on-chip sensors, ML accelerators data path) used in a high performance...  ...areas is highly desirable: Machine learning accelerators, SRAM circuits... 

    Apple

    Santa Clara, CA
    2 days ago
  •  ...RTL Design Engineer Location - Mountain View, CA Duration: Full Time/ Contract Day 1 onsite Responsibilities RTL, Arithmetic CPU, ALU, Design Processer, and resolving system level challenges. Candidate must have excellent Verilog and System Verilog concepts... 
    Full time
    Contract work

    Keylent Inc

    Mountain View, CA
    4 days ago
  • $129.3k - $225.3k

     ...RTL Design Engineer At Apple, we work every day to craft products that enrich people's lives. If you're passionate about taking on unsolved...  ...discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits Note: Apple benefit, compensation... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer, Machine Learning Accelerators. Be the first to apply!