Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Verification Engineer

$142.8k - $274.8k
Full-time

Microsoft

Overview

Microsoft Silicon Cloud Hardware and Infrastructure Engineering (SCHIE) is the team behind Microsofts expanding Cloud Infrastructure and responsible for powering Microsofts Intelligent Cloud mission. SCHIE delivers the core infrastructure and foundational technologies for Microsofts over 200 online businesses including Bing MSN Office 365 Xbox Live Teams OneDrive and the Microsoft Azure platform globally with our server and data center infrastructure security and compliance operations globalization and manageability solutions. Our focus is on smart growth high efficiency and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate driven and intellectually curious silicon verification engineerswho can work with cross-discipline teams (including systems firmware architecture design validation and product engineering) to develop environment and test cases to verify Microsofts latest AI accelerators. We are looking for a Principal Design Verification Engineer to join the team.

#SCHIE

Responsibilities

In this role you will:

  • Creation of complex verification environments and tests with UVM/SystemVerilog and some C pre-silicon functional verification at the block chip and system level reference modeling and post-silicon validation.

  • Interact with architects and design engineers to create verification plans covering strategy test environments & tests and verification requirements for IP/SS/SOC level verification.

  • Create and drive test-plans and test development to provide complete features coverage.

  • Adoption of latest AI methodology using agentic DV workflows such as Co-Pilot.

  • Develop and implement technical solutions to complex quality and design challenges.

  • Develop verification components like scoreboards sequences constraints assertions and functional coverage.

  • Triage and debug testbench simulation and emulation fails.

  • Develop Makefiles and scripts for scalable and efficient verification

  • Apply Agile development methodologies including code reviews sprint planning and frequent deployment.

  • Collaborate with teams across sites and geographies.

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering Computer Engineering Computer Science or related field AND 3 years technical engineering experience
  • OR Masters Degree in Electrical Engineering Computer Engineering Computer Science or related field AND 6 years technical engineering experience
  • OR Bachelors Degree in Electrical Engineering Computer Engineering Computer Science or related field AND 8 years technical engineering experience
  • OR equivalent experience.

Other Requirements:

Ability to meet Microsoft customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.


This role will require access to information that is controlled for export under export control regulations potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations the EU Dual Use Regulation and/or other export control regulations. As a condition of employment the successful candidate will be requiredto provide either proof of their country of citizenship or proof of their US. residency or other protected status(e.g. under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled meet this legal requirement and as a condition of employment the successful candidates citizenship will be verified with a valid passport. Lawful permanent residents refugees and asylees may verify status using other documents where applicable.

Preferred Qualifications:

  • BS/MS in Electrical Computeror SoftwareEngineering.

  • 9 years of experience in creating simulation environments developing testsand debugging for multiplesilicon IPs orsystems.

  • 5 years industry experience ofchip and/orcomputer architecture.

  • 5 years industry experience in VerilogorVHDLC/C and scripting languagesuch as Python Ruby or Perl.

  • CPU or Graphics core verification.

  • SERDES/Mixed Signal verification

  • In depth knowledge of verification principles testbenches stimulus generation System Verilog UVM and coverage closure.

  • Experience with hardware emulationor FPGAs.

  • Design experience or ability to write synthesizablecode.

  • Software development experience.



Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $142800 - $274800 per year. There is a different range applicable to specific work locations within the San Francisco Bay area and New York City metropolitan area and the base pay range for this role in those locations is USD $188000 - $304200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
position will be open for a minimum of 5 days with applications accepted on an ongoing basis until the position is filled.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age ancestry citizenship color family or medical care leave gender identity or expression genetic information immigration status marital status medical condition national origin physical or mental disability political affiliation protected veteran or military status race ethnicity religion sex (including pregnancy) sexual orientation or any other characteristic protected by applicable local laws regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process read more about requesting accommodations.


Required Experience:

IC

Vacancy posted 8 days ago
Similar jobs that could be interesting for youBased on the Principal Design Verification Engineer in Mountain View, CA vacancy
  • $210k - $355k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.PRINCIPAL DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink... 
    Principal
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... 
    Principal

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $142.8k - $274.8k

     ...Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...a Principal Engineer - ASIC verification in the Data Processing Unit team you...  ...cross functional teams, architecture, design, verification, partner teams for project... 
    Principal
    Ongoing contract
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Work with designers, architects, and other stakeholders to come up with detailed test plans...  ...the development process.Plan the verification of multimedia design blocks at subsystem...  ...interacting with architecture and design engineers to identify important verification scenarios... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $163k - $236k

    Lead comprehensive verification strategies and signoff for complex blocks where the source is...  ...quality from HLS code to generated RTL.Design and maintain advanced environments, including...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $160k - $275k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $163k - $236k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $160k - $275k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    1 day ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 

    Cerebras Systems

    Sunnyvale, CA
    1 day ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    1 day ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    4 days ago
  •  ...Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work... 
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Visa Type: C2C allowed We need someone with experience either in Block or SoC level verification with hands-on on UVM / OVM and strong C/ C++ coding skills Required: ~7+ years of ASIC verification experience... 

    Omega Solutions Inc

    Sunnyvale, CA
    5 days ago
  •  ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite role, Work from Client Office - 5 days a week Interview: Two rounds of Video interview Job Description: We are seeking a talented... 
    Full time
    Work at office

    Abode Tech Zone

    Sunnyvale, CA
    3 days ago
  •  ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits....  ...tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn't just verifying chips but... 

    Voltai, Inc

    Palo Alto, CA
    5 days ago
  •  ...Design Verification Engineer Work Locations (3) Submit Resume Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    5 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    5 days ago
  • $163k - $236k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with Chip Project teams to influence and standardize methodology across functional areas and geography.Perform or guide... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $212k - $259k

     ...looking for a highly motivated, experienced, and versatile Principal Verification Engineer to join our team. In this role, you will own the end-to-...  ...its overall quality, reliability, and success. You will design, develop, and own the verification frameworks, test environments... 
    Principal
    Full time
    Worldwide

    Fortinet

    Sunnyvale, CA
    3 days ago
  • Job Description:Design cost effective controller with high performance, low power and...  ...Qualifications: - Master Degree in Electrical Engineering, Computer Science or Computer...  ...least 5 years of CPU related Architect/RTL/Verification/Implementation design experience -... 
    Principal
    Work experience placement

    Baidu

    Sunnyvale, CA
    2 days ago
  • $237k - $296k

     ...outdoors and a desire to protect it for future generations.  Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible for the end-to-end functional verification of our... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    5 days ago
  •  ...Delos Data Inc, a California startup, seeks a Principal Physical Design Engineer to shape challenging physical implementation and drive performance, power, area, and schedule targets. You will own complex blocks from floorplan through signoff and lead a hands-on PD team... 
    Principal

    Jobleads-US

    Palo Alto, CA
    5 days ago
  • $200k - $300k

     ...Job Description Job Description About the role We're looking for an experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    6 days ago
  •  ...our first defense and commercial customers, and are preparing to scale the team 3X. The Role We're looking for a Principal RFIC Design Engineer to join the core design team. You'll design, simulate, and validate mmWave front-end circuit blocks for our next-generation... 
    Principal
    Work at office
    Flexible hours

    Oso Semiconductor

    Mountain View, CA
    2 days ago
  •  ...We're looking for a Principal RFIC Design Engineer - Power Amplifier Specialist to join the core design team. You'll own the design, simulation, layout, and validation of high-efficiency mmWave power amplifiers and associated transmit-chain circuitry for our next-generation... 
    Principal
    Full time

    Oso Semiconductor Inc.

    Mountain View, CA
    18 days ago
  • $192k - $278k

     ...primary point of contact for IP and SoC functional verification for cross functional teams.Coordinate with architecture, design teams, Sival and SW teams in defining the...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  •  ...Job Description Job Description Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor memory interface products, including data buffer silicon. This role... 
    Principal

    Renesas Electronics

    San Jose, CA
    15 days ago
  •  ...Position : FPGA Design/Verification Engineer Location : Sunnyvale, CA Job duration : 8+ months ( Possibility Extension ) Work Schedule:5/40-1st Shift Worker will Telework = 50% XXXX :: XXXXXXXXXXX00/hr. to XXXXXXXXXXX /hr. on w2... 
    Remote work
    Day shift

    Pacer Group

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Verification Engineer. Be the first to apply!