Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

Black Sesame Technologies Inc

Black Sesame Technologies is seeking motivated and detail-oriented individuals to join our team as Engineer, Design Verification . This is a great opportunity to be part of a fast-paced environment working on next-generation automotive SoCs. You will be involved in developing industry-grade verification platforms and methodologies to ensure our chips meet the highest functional and quality standards. We're looking for candidates who are curious, self-driven, and passionate about hardware verification. Responsibilities Develop the verification environment and test cases using SystemVerilog and UVM based on design SPEC and the test plan. Promote and implement Formal Property Verification (FPV) for relevant design modules. Perform RTL and gate-level simulation, execute the test regression, and debug failures. Analyse the code and function coverage to identify and close coverage holes. Contribute ideas and improvements to enhance verification methodologies and flows. Qualifications / Requirements Education: Master’s or PhD degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields. Experience: Internship or project experience in chip design/verification preferred. Open to fresh graduates with relevant coursework or research experience. Programming Skills: Proficiency in SystemVerilog and scripting languages such as Python, Perl, or Shell. Problem-Solving: Strong analytical and debugging skills; ability to work through complex technical challenges. Teamwork: Collaborative mindset with strong communication skills and willingness to learn in #J-18808-Ljbffr Black Sesame Technologies Inc

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in San Jose, CA vacancy
  •  ...Together, we advance your career. Together, we advance your career. The Role We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... 
    Suggested

    AMD

    San Jose, CA
    1 day ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 
    Suggested

    Staffing the Universe

    Santa Clara, CA
    1 day ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    Suggested
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    5 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 
    Suggested

    Rootshell Enterprise Technologies

    Santa Clara, CA
    5 days ago
  •  ...Black Sesame Technologies is seeking motivated and detail-oriented individuals to join our team as Engineer, Design Verification . This is a great opportunity to be part of a fast-paced environment working on next-generation automotive SoCs. You will be involved in developing... 
    Suggested
    Internship

    Black Sesame Technologies Inc

    San Jose, CA
    1 day ago
  •  ...Overview We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely with architects, designers, and external vendors to ensure that architecture requirements are fully implemented across... 

    7Rays Semiconductors

    San Jose, CA
    1 day ago
  •  ...Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR...  ...ingAnalyze protocol-level failures and debug iss uesWork with design teams to ensure spec complia Required Ski lls: Strong knowledge... 

    Lorven Technologies

    San Jose, CA
    1 day ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    5 days ago
  • $106.4k - $172.15k

     ...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability. You will define... 
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 

    Apple

    Santa Clara, CA
    2 days ago
  •  ...Job Title: Design Verification Engineer Location: San Jose, CA Contract Term: Fulltime Job Description: ~ We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and custom logic within SoC... 
    Full time
    Contract work

    Futran Tech Solutions Pvt. Ltd.

    San Jose, CA
    5 days ago
  •  ...SoC Design Verification Engineer for Long Term project in San Jose, CA (Onsite) Location : San Jose, C Job Description We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The... 
    Night shift

    Lorven Technologies

    San Jose, CA
    1 day ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    3 days ago
  •  ...Design Verification Engineer Location: Santa Clara, CA Duration: Long term Experience: 8-15 Years Key Responsibilities Strong understanding of SystemVerilog (SV) and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test... 

    I-Flow

    Santa Clara, CA
    1 day ago
  • $130k - $192k

     ...Recruiting- 24 Years of Semiconductor Recruiting. Functional verification of complex designs. Responsible for verification from test planning, test...  ...Employment type Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing Referrals... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    3 days ago
  •  ...Looking for Design Verification Engineer with following skills: UVM / UPF / VIP System Verilog / VHDL SOC verification Python or TCL Seniority level Associate Employment type Contract Job function Management, Design, and Information Technology Industries Staffing and... 
    Contract work

    Millennium Software

    San Jose, CA
    1 day ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    1 day ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ..., but also perpetually driven to design, develop, and test as a trusted partner...  ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    1 day ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    3 days ago
  • $80 - $90 per hour

     ...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    9 hours ago
  • Job Title: Interface Design Verification Engineer Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities Verify interface IPs for protocol compliance... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    2 days ago
  •  ...wide recognition, have assembled a world‑class engineering team and just closed a record funding round. They're hiring a verification engineer to help build their verification...  ...infrastructure and test cases in collaboration with the design team Debug failures, create and track issues... 

    Platform Recruitment

    San Jose, CA
    1 day ago
  • $142.6k - $206.5k

     ..., which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. Job Details As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying... 
    Local area
    Shift work

    Altera

    San Jose, CA
    1 day ago
  • $130k - $160k

     ...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. You’ll develop and execute verification plans, build scalable reusable testbenches, write SV‑UVM sequences, debug issues... 

    Credo

    San Jose, CA
    1 day ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Flexible hours

    Ethernovia

    San Jose, CA
    15 hours ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    1 day ago
  •  ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for...  ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype... 

    Mirafra Technologies

    San Jose, CA
    1 day ago
  • $168k - $336k

     ...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow that improves verification efficiency and quality. You will demonstrate clear value in enabling schedule left‑shift... 
    Full time
    Local area
    Shift work

    Micron Technology

    San Jose, CA
    3 days ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential... 
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips for both...  ...project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 

    Macpower Digital Assets Edge

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!