Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Lead — PCIe/CXL & High‑Speed IP

Advanced Micro Devices

Advanced Micro Devices (AMD) seeks a Design Verification Engineer Lead in the AECG Group based in San Jose, CA. You will lead front-end design and integration efforts for FPGA/ASIC IP verification and first-pass silicon success for PCIe and CXL-based solutions. You will collaborate across architecture, IP design, physical design, firmware and product engineering, shaping verification strategies, developing UVM environments, and mentoring distributed teams. #J-18808-Ljbffr Advanced Micro Devices

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Design Verification Lead — PCIe/CXL & High‑Speed IP in San Jose, CA vacancy
  • AMD in San Jose, CA is seeking a Design Verification Engineer Lead to advance FPGA/ASIC IP verification. You will work across architecture, IP design, physical...  ...teams to ensure first-pass silicon success for high-speed IP solutions. You bring deep UVM-based verification... 
    Suggested

    AMD

    San Jose, CA
    11 hours ago
  •  ...seeking an experienced Digital Design Lead to drive RTL design and verification for next‑generation...  ...digital design effort across high‑speed interface and memory IPs, partnering with architecture,...  ...leading RTL design, owning Ethernet/PCIe controller/PHY design, and integrating... 
    Suggested

    Phizenix

    Santa Clara, CA
    4 days ago
  •  ...your career. THE ROLE:As a Design Verification Engineer Lead in the AECG Group, you...  ...closely with architecture, IP design, physical design, firmware...  ...for next-generation PCIe and CXL-based IP solutions.THE PERSON...  ...verify new PCIe, CXL, and high-speed connectivity features.... 
    Suggested

    AMD

    San Jose, CA
    4 days ago
  • $240k - $333k

    Design, build, and scale constrained-random verification environments using SystemVerilog and UVM for high-speed physical-layer DSP blocks.Build co-simulation frameworks and predictors to compare...  ..., and high-frequency jitter profiles.Lead the debugging of RTL and environment... 
    Suggested
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    4 days ago
  • $75k - $232k

     ...Microchip because we help design the technology...  ...and mixed-signal IPs to product...  ...Microchip. We work with leading edge CMOS and...  ...building blocks such as high-speed SERDES, PLLs, PVT...  ...guidelines, and verification plans.Lead the evaluation...  ...working with PCIe, SAS, SATA and... 
    Suggested
    Full time

    Microchip Technology

    San Jose, CA
    21 hours ago
  • $196k - $310.5k

     ...looking for a Digital Design Manager role? As a...  ...in our Mixed-Signal High-Speed I/O SerDes group, you'll lead a team working on NVIDIA...  ..., serving as key IPs in sophisticated...  ...calibration circuits Ensure verification of digital designs...  ...like Ethernet and PCIe Experience with... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • A global semiconductor foundry in San Jose, CA seeks a High-Speed Circuit design engineer to lead R&D in high-speed wireline and optical interconnects. The role involves evaluating circuit-level innovations, collaborating with multifunctional teams, and engaging in exploratory... 

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    1 day ago
  • Broadcom is seeking an experienced IC Package Design Manager to lead a world‑class team of engineers designing high‑speed flip‑chip‑BGA packages for AI, networking, HPC, and 5G applications. You will guide technical methodologies, project management, and cross‑functional... 

    Front Door Defense

    San Jose, CA
    11 hours ago
  • $180k - $200k

     ...Digital Design LeadSanta Clara, CARole SummaryWe...  ...experienced Digital Design Leads to drive RTL design and verification for next-generation...  ...design effort across high-speed interface and memory subsystem IPs, partnering with...  ...design of Ethernet and/or PCIe controller/PHY... 

    Phizenix

    Santa Clara, CA
    1 day ago
  • Tenstorrent is leading the industry on cutting-edge AI technology,...  ...technologists have developed a high performance RISC-V CPU from...  ...level testbench development and verification, shaping how our out-of-order...  ..., or closely related digital design.You have deep hands-on... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $153k - $230k

     ...innovation, delivering cutting-edge solutions that power the next generation of technology. We are seeking a highly experienced and motivated Physical Design Verification Lead to join our dynamic team, working closely with a key customer on advanced designs in N2P/A14... 
    Full time

    TSMC

    San Jose, CA
    3 days ago
  • $149.1k - $215k

     ...gives us the focus, speed, and agility to...  ...decades of industry‑leading FPGA expertise,...  ...experienced Physical Design Implementation &...  ...role in delivering high‑quality physical implementation...  ..., and physical verification. Analyze...  ...implementation including PCIe, Ethernet, SerDes,... 
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    11 hours ago
  • A leading semiconductor company is seeking a highly experienced Physical Design Verification Lead in San Jose, California. The role involves ensuring the physical integrity of high-performance chip designs and requires expertise in Electronic Design Automation tools. Candidates... 

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    1 day ago
  • $270k - $340k

     ...benches, performance verification, coverage closure,...  ...a Director of ASIC Design Verification to own...  ...in the lab. You'll lead an experienced team...  ...for complex, high-performance machine...  ...party verification IP evaluation and EDA...  ...interconnect protocols (PCIe, Ethernet) and memory... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Socket.dev

    San Jose, CA
    11 hours ago
  • $168k - $336k

     ...advance faster than ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position Description: This is a...  ...test-benchesPreferred Qualifications:Experience verifying PCIe, NVMe, NAND, DDR, or CPU subsystems!Demonstrated leadership... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    21 hours ago
  • Tenstorrent is leading the industry on cutting-edge AI technology,...  ...technologists have developed a high performance RISC-V CPU from...  ...test generator development and verification strategy, shaping how our out...  ...You bring 8+ years in CPU design verification, test generation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $192k - $278k

     ...primary point of contact for IP and SoC functional verification for cross functional teams...  ...with architecture, design teams, Sival and SW teams...  ...computer architecture.Experience leading design verification of an...  ...-functional teams for high quality tape-outs.Deep technical... 
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  • $196k - $310.5k

    NVIDIA in Santa Clara is seeking a Senior Digital Design Manager to lead a team in developing cutting-edge mixed-signal chips for high-speed I/O. The role requires over 8 years of experience in the field, with a strong emphasis on leadership and expertise in Verilog/SystemVerilog... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $150.4k - $277.6k

     ...groundbreaking Apple product!In this highly visible role, you will be...  ...implementing complete chip design from netlist to tapeout. Description...  ..., I/O planning, and hard IP integration. Experience with typical...  ..., P&R flows, global timing verification and physical design... 
    Temporary work
    Relocation

    Apple Inc.

    San Jose, CA
    1 day ago
  • $220k - $250k

     ...looking for a seasoned RTL Design Tech Lead to drive micro-...  ...Collaborate closely with: Design Verification (DV) Physical Design (PD)...  ...Timing / DFT teams Ensure high RTL quality via: Lint, CDC...  ...compression). Experience with high‑speed IPs (DDR, PCIe, SerDes) or memory... 
    Work from home

    Bolt Graphics

    Sunnyvale, CA
    3 days ago
  •  ...Do Develop functional tests based on verification test plan Drive Design Verification to closure based on defined...  ...quality Design Verification (DV) Lead (Managerial level) Fulltime What You...  ...verification Experience in verifying a IP block using standard Design Verification... 
    Full time

    Carman Solutions Group

    Sunnyvale, CA
    4 days ago
  • TSMC is seeking a Physical Design Verification Lead in San Jose, California. This role involves leading end-to-end physical design verification for CPU blocks and managing comprehensive verification checks. The ideal candidate will have a Master’s degree in Electrical... 

    TSMC

    San Jose, CA
    3 days ago
  • $250k - $280k

     ...greater GPU utilization to speed training job completion...  ...widely validated by leading hyperscalers. Eridu has...  ...a hands-on ASIC Chip Design Lead to own chip design...  ...leadership across design, verification, and physical design teams. This is a highly technical, roll-up-your... 
    Full time

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $121.9k - $195k

     ...seeking a Digital Mixed-Signal Lead with a strong digital design and architecture...  ...digital logic driving clocking IPs.Logic Design: Design complex...  ...analog-digital interface.Verification Partnership: Partner with...  ...Modeling (RNM) strategies for high-coverage loop simulations.... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    21 hours ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30...  ...working on bleeding-edge AI and high-performance silicon? Have...  ...RFQs, technology planning, IP integration, design, test, packaging...  ...RTL development, front end verification, DRC, and logic... 

    CyberCoders

    San Jose, CA
    1 day ago
  • $220.92k - $311.89k

     ...and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge...  ...the integration of multiple IPs such as PCIe Gen6/7, DDR5/6, and...  ...Proven experience with high-speed protocols such as PCIe, DDR... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    1 day ago
  • $188.76k

    Nexperia is seeking a Project Design Lead in San Jose, CA, to design digital logic circuits and ensure design verification. The role requires a Master’s degree in Electrical Engineering or a related field, and 2 years of experience in digital IC design and verification... 
    Remote work

    Nexperia

    San Jose, CA
    3 days ago
  •  ...next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ....THE ROLE: We are seeking a lead Physical Design Engineer to ensure...  ...for power and thermals across IPs.THE PERSON:You will be a proven... 

    AMD

    Santa Clara, CA
    2 days ago
  • $176k - $322k

     ...communicate and advance faster than ever.As a Design Architecture Lead in Non-Volatile-Engineering NAND...  ...memory/storage solution for high performance and energy efficient systemsIdentify...  ...and manage the full chip verification activities including planning, tracking... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  • $167k - $275k

     ...: GlobalFoundries is a leading full-service semiconductor...  ...unique combination of design, development, and...  ...generation processor and SoC IP solutions. This role...  ...development, integration, verification closure support, and...  ...RTL implementation for high-performance and low-power... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Lead — PCIe/CXL & High‑Speed IP. Be the first to apply!