Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Lead - PCIe/CXL IP, AI-Driven QA

Advanced Micro Devices Inc

AMD in San Jose, CA is seeking a Design Verification Engineer Lead to advance FPGA/ASIC IP verification. You will work across architecture, IP design, physical design and firmware teams to ensure first-pass silicon success for high-speed IP solutions. You bring deep UVM-based verification expertise, SystemVerilog and Python scripting, plus leadership experience mentoring distributed teams. This role emphasizes collaboration and technical excellence. #J-18808-Ljbffr AMD

Vacancy posted 23 hours ago
Similar jobs that could be interesting for youBased on the Design Verification Lead - PCIe/CXL IP, AI-Driven QA in San Jose, CA vacancy
  • Advanced Micro Devices (AMD) seeks a Design Verification Engineer Lead in the AECG Group based in San Jose, CA. You will...  ...design and integration efforts for FPGA/ASIC IP verification and first-pass silicon success for PCIe and CXL-based solutions. You will collaborate... 
    Suggested

    Advanced Micro Devices

    San Jose, CA
    4 days ago
  •  ...computing experiences—from AI and data centers, to...  .... THE ROLE:As a Design Verification Engineer Lead in the AECG Group, you...  ...with architecture, IP design, physical design...  ...for next-generation PCIe and CXL-based IP solutions.THE...  ..., and emerging AI-driven verification methodologies... 
    Suggested

    AMD

    San Jose, CA
    9 hours ago
  •  ...is seeking an experienced Digital Design Lead to drive RTL design and verification for next‑generation semiconductor products...  ...high‑speed interface and memory IPs, partnering with architecture,...  ...leading RTL design, owning Ethernet/PCIe controller/PHY design, and integrating... 
    Suggested

    Phizenix

    Santa Clara, CA
    5 days ago
  • Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance...  ...development and verification strategy, shaping how our...  ...You bring 8+ years in CPU design verification, test generation...  ...environments.Ways to apply ISA-driven stimulus to complex CPU... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $188.76k

    Nexperia is seeking a Project Design Lead in San Jose, CA, to design digital logic circuits and ensure design verification. The role requires a Master’s degree in Electrical Engineering or a related field, and 2 years of experience in digital IC design and verification... 
    Suggested
    Remote work

    Nexperia

    San Jose, CA
    4 days ago
  • $75k - $232k

     ...Microchip because we help design the technology...  ...challenged and driven by an incredible...  ...and mixed-signal IPs to product divisions...  ...Microchip. We work with leading edge CMOS and...  ...guidelines, and verification plans.Lead the evaluation...  ...working with PCIe, SAS, SATA and... 
    Full time

    Microchip Technology

    San Jose, CA
    1 day ago
  • $256.05k - $361.48k

     ...and manages a team of design verification engineers responsible for...  .... Deploys and manages leading silicon design verification...  ...protocols (e.g., PCIe, Ethernet, USB, AXI/CHI).Experience in AI GPU preferred.Experience...  ...segment through workload driven leadership products and... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $240k - $333k

    Design, build, and scale constrained-random verification environments using SystemVerilog and UVM for high...  ...jitter profiles.Lead the debugging of RTL and...  ...methodologies, and roadmaps for AI accelerators, High-...  ...integration within AI/ML-driven systems. As an ASIC Design... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    9 hours ago
  • $192k - $278k

     ...primary point of contact for IP and SoC functional verification for cross functional teams....  ...with architecture, design teams, Sival and SW teams in...  ...computer architecture.Experience leading design verification of an...  ...combines the best of Google AI, Software, and Hardware to... 
    Worldwide

    Google

    Mountain View, CA
    9 hours ago
  • $153k - $230k

     ...We are seeking a highly experienced and motivated Physical Design Verification Lead to join our dynamic team, working closely with a key customer...  ...As a trusted technology and capacity provider, TSMC is driven by the desire to be: The world’s leading dedicated semiconductor... 
    Full time

    TSMC

    San Jose, CA
    4 days ago
  •  ...Jose, CA, is building an on-site AI technical expert team and will operate...  ...role centers on accelerating AI‑driven verification and autonomous system development...  ...US tool suppliers. You will co‑design next‑generation process chambers, lead intelligent control initiatives,... 
    Work at office

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    3 days ago
  • Netpreme is seeking experienced Senior ASIC Designers to lead RTL design across IPs, subsystems, and SOCs for cutting-edge AI/data center applications. The role...  ...definition, and collaboration across architecture, verification, physical design, firmware, DFT, and post-silicon... 

    Netpreme

    Santa Clara, CA
    4 days ago
  • Cadence in California seeks a seasoned IC design leader to drive digital/analog/mixed-signal design flows using Innovus and Virtuoso. You will partner with customer teams to optimize layout, push automation, and translate pain points into actionable R&D requirements. Ideal... 

    Cadence

    San Jose, CA
    3 days ago
  •  ...functional tests based on verification test plan Drive Design Verification to closure based...  ...Design Verification (DV) Lead (Managerial level) Fulltime...  ...constrained-random, coverage driven verification or C/C++...  ...Experience in verifying a IP block using standard Design... 
    Full time

    Carman Solutions Group

    Sunnyvale, CA
    5 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30...  ...for working on bleeding-edge AI and high-performance silicon...  ...RFQs, technology planning, IP integration, design, test, packaging...  ...RTL development, front end verification, DRC, and logic... 

    CyberCoders

    San Jose, CA
    2 days ago
  • $168k - $336k

     ...ever.Job DescriptionPosition Title: ASIC Design Verification SoC Lead (Technical lead role)Position...  ...including UVM and emulationLeverage Gen‑AI tools to improve verification efficiency...  ...benchesPreferred Qualifications:Experience verifying PCIe, NVMe, NAND, DDR, or CPU subsystems!... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    1 day ago
  • $220.92k - $311.89k

     ...experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-...  ...of multiple IPs such as PCIe Gen6/7, DDR5/6, and Ethernet...  ...techniques.- Experience with AI/ML accelerators, custom...  ...(CEG) is Intel's data-driven organization that... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease...  ...-level testbench development and verification, shaping how our out-of-order RISC-...  ..., or closely related digital design.You have deep hands-on experience building... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    9 hours ago
  • $167k - $275k

     ...: GlobalFoundries is a leading full-service semiconductor...  ...unique combination of design, development, and...  ...generation processor and SoC IP solutions. This role...  ...development, integration, verification closure support, and...  ...multicore processors, AI accelerators, or high-performance... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    9 hours ago
  • $210.6k - $305.1k

     ...hardware platforms central to the AI era, powering Cisco’s core...  ...full product development—from design to qualification to production...  ...foundry integration guidelines and IP placement...  ...analysis, power integrity, physical verification and equivalence checks with a... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $149.1k - $215k

     ...decades of industry‑leading FPGA expertise,...  ...evolving markets like AI, cloud, networking...  ...Physical Design Implementation & Static...  ...violations. Drive timing‑driven ECO implementation...  ..., and physical verification. Analyze...  ...implementation including PCIe, Ethernet, SerDes,... 
    Local area
    Shift work

    191 Altera Corporation

    San Jose, CA
    23 hours ago
  • Carman Solutions Group in Sunnyvale, CA is seeking a Design Verification Lead (Managerial level) for an onsite full-time role. You will develop...  ...Requires 10+ years in DV, constrained-random and coverage-driven verification, C/C++ and experience with EDA tools and scripting... 
    Full time

    Carman Solutions Group

    Sunnyvale, CA
    5 days ago
  • $220.5k - $296.5k

    Intuit is seeking an experienced Principal Design Lead in Mountain View, California, to enhance their visual storytelling and brand identity. This role requires 10-15 years of design experience, focusing on high-end graphic expressions for both internal and external audiences... 

    Intuit

    Mountain View, CA
    2 days ago
  • TSMC is seeking a Physical Design Verification Lead in San Jose, California. This role involves leading end-to-end physical design verification for CPU blocks and managing comprehensive verification checks. The ideal candidate will have a Master’s degree in Electrical... 

    TSMC

    San Jose, CA
    4 days ago
  • A leading semiconductor company is seeking a highly experienced Physical Design Verification Lead in San Jose, California. The role involves ensuring the physical integrity of high-performance chip designs and requires expertise in Electronic Design Automation tools. Candidates... 

    TSMC - Taiwan Semiconductor Manufacturing Company Limited

    San Jose, CA
    2 days ago
  • $180k - $200k

     ...Digital Design LeadSanta Clara, CARole SummaryWe are seeking...  ...Digital Design Leads to drive RTL design and verification for next-generation semiconductor...  ...interface and memory subsystem IPs, partnering with...  ...design of Ethernet and/or PCIe controller/PHY digital logic... 

    Phizenix

    Santa Clara, CA
    2 days ago
  • $270k - $340k

    The era of pervasive AI has arrived. In...  ...benches, performance verification, coverage closure,...  ...a Director of ASIC Design Verification to own...  ...in the lab. You'll lead an experienced team...  ...party verification IP evaluation and EDA...  ...interconnect protocols (PCIe, Ethernet) and... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Socket.dev

    San Jose, CA
    23 hours ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors,...  ....THE ROLE: We are seeking a lead Physical Design Engineer to...  ...for power and thermals across IPs.THE PERSON:You will be a proven...  ...organized and execution-driven, with demonstrated success owning... 

    AMD

    Santa Clara, CA
    3 days ago
  • eBay seeks a Director, Design Program Management to partner with Design GMs and leadership,...  ...Technology, and business teams, champion AI-driven improvements, and build executive alignment to drive decisive action. You will lead a small DPM team, evolve program management... 

    Socket

    San Jose, CA
    5 days ago
  • $186.9k - $267.7k

     ...innovative hardware platforms central to the AI era, powering Cisco’s core Switching,...  ...grow. Because full product development—from design to qualification to production—is within...  ...and problem solving.Collaborate with the verification team to address design bugs and close... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Lead - PCIe/CXL IP, AI-Driven QA. Be the first to apply!