ASIC DFT DV Technical Leader (Hybrid)
$186.9k - $267.7kCisco Systems, Inc
The application window is expected to close on: 11/12/2026
This is a hybrid role with three days per week at Cisco’s San Jose location
Meet the Team
The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows. Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
You will be in the Silicon One development organization as a DFT Verification Lead in San Jose, CA. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification. The job requires the candidate to have the ability to craft solutions anddebug with minimal mentorship.
Minimum Qualifications
- Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience
- Prior experience in test planning based on complex design specification.
- Prior experience in testbench development using System Verilog.
- Experience debugging using DVE/Verdi.
- Experience with TCL, Python or Perl.
Preferred Qualifications
- UVM and advanced System Verilog knowledge.
- Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:
- 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
- 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
- Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
- Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
- 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
- Additional paid time away may be requested to deal with critical or emergency issues for family members
- Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
- .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
- 1.5% of incentive target for each 1% of attainment between 50% and 75%;
- 1% of incentive target for each 1% of attainment between 75% and 100%; and
- Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$186,900.00 - $307,800.00
Non-Metro New York state & Washington state:
$166,300.00 - $274,100.00
* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
#J-18808-Ljbffr$186.9k - $267.7k
...application window is expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s San Jose location Meet... ...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug...SuggestedFull timeTemporary workLocal areaFlexible hours3 days per week$186.9k - $267.7k
...Join us to power the future of the digital world. Your Impact:You will be in the Silicon One development organization as an ASIC Technical Leader- DFT. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT...SuggestedFull timeTemporary workLocal areaFlexible hours$186.9k - $267.7k
...'s ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving the DFT emulation strategy for Silicon One....SuggestedFull timeTemporary workLocal areaFlexible hours$186.9k - $267.7k
...to close on: 10/29/2026This a hybrid role is based in our San Jose... ...you’ll join forces with expert ASIC design teams in the Central Hardware... ...state-of-the-art trends in DFT insertion techniques,... ...across many parts of Cisco's technical entities to provide bleeding-edge...SuggestedFull timeTemporary workWork at officeLocal areaFlexible hours- ...experts can help you find the best job for you. Role: Lead ASIC DFT Engineer Location: Remote Duration: 1 year Required... ...for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST...SuggestedPermanent employmentContract workRemote work
- ...ground‑breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your Impact As an ASIC DFT - Emulation Technical Lead, you will play a critical role in driving the DFT emulation strategy for Silicon One...
$186.9k - $267.7k
...revolutionary solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.Your Impact:As a technical leader, you will own and drive end-to-end DFT flow architecture, building and maintaining scalable CAD infrastructure that...Full timeTemporary workLocal areaFlexible hours$143.8k - $230k
...role, you will be the primary technical anchor responsible for the top-... ...Architecture, and Design Verification (DV) to ensure all PPA (Power,... ...direct industry experience in ASIC/SoC digital design, with a... ...interconnects).Familiarity with DFT (Design for Test) planning, including...Full timeLocal area$186.9k - $267.7k
...world. You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate... ...emulation, and during ASIC bring-up. Your Impact:Maintaining existing DV environments and enhancing themConstruct test bench including...Full timeTemporary workWork at officeLocal areaFlexible hours- ...elevate their impact.You're an experienced ASIC/FPGA design engineer who has delivered... ...functional area. Instead, you'll serve as a technical partner to chip leads across dynamic,... ...optimization techniquesManufacturing test and DFT methodologiesSilicon bring-up and...
$214.1k - $309.8k
...application window is expected to close on: 10/15/2026This position is a hybrid role, requiring the employee to work both onsite and remotely.... ...problems with measurable customer impact.Your ImpactLead technical strategy and execution for multiple teams and backend/platform...Full timeTemporary workWork at officeLocal areaRemote workFlexible hours- ...Responsibilities: Lead implementation of SSN based test flow DFT architectures, including scan insertion, compression/decompression... ...+ 3 years of related experience Prior experience working with ASICs Prior experience in scan insertion and DFT setup, integration...
$220k - $250k
...drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands‑on... ...closely with: Design Verification (DV) Physical Design (PD) STA / Timing / DFT teams Ensure high RTL quality via: Lint, CDC...Work from home$214.1k - $309.8k
...ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. Your ImpactAs an ASIC DFT - Emulation Technical Leader, you will play a critical role in driving the DFT emulation strategy for Silicon One’s DFT...Full timeTemporary workLocal areaFlexible hours$171.6k - $245k
...Technical Lead, AI-Native Software Engineering (hybrid) - 2025652*hybrid role, some onsite... ...workflow.Your ImpactWe're looking for a Technical Lead to set the technical direction... ...across team boundaries with other technical leaders, reasoning through shared problems and...Full timeTemporary workLocal areaFlexible hours$186.9k - $267.7k
...window is expected to close on: 11/10/2026This role requires a hybrid schedule of two in-office days per week at either the San... ...other engineering teams can build on. We are a collaborative, technically ambitious team that values ownership, pragmatic delivery, and...Full timeTemporary workWork at officeLocal areaFlexible hours2 days per week1 day per week$192k - $278k
...integrity.Partner with internal teams (RTL, DFT, methodology, packaging) to achieve... ...route, and timing closure for high-speed ASICs across various process nodes.Experience in... ...physical sign-off, and 2.5D/3D packaging.Technical leadership experience managing execution...Worldwide$213k - $287.5k
...and software stacks enable us to take on technical challenges that have never been seen before... ...technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new... ...SOC, ensure correct clock/reset/functional/DFT signal routing- Analyze design, microarchitecture...Local areaFlexible hours$186.9k - $267.7k
...post silicon validation tests in the lab.Minimum QualificationsBachelor’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering or Computer Engineering and 6+ years of ASIC Design experience, or...Full timeTemporary workLocal areaFlexible hours$167.7k - $245.2k
...application window is expected to close on: 10/26/2026++This is a hybrid position, located in the Milpitas, CA office++Meet the... ...years of experience in Computer Science, Engineering, or a related technical field, or Master's Degree in Computer Science, Engineering, or...Full timeTemporary workWork at officeLocal areaFlexible hours$167.7k - $245.2k
...application window is expected to close on: 10/26/2026++This is a hybrid position, located in the Milpitas, CA office++Meet the... ...years of experience in Computer Science, Engineering, or a related technical field, or Master's Degree in Computer Science, Engineering, or...Full timeTemporary workWork at officeLocal areaFlexible hours$167.7k - $245.2k
...CA or North Carolina and operates under a hybrid work model.Meet the TeamJoin Cisco's... ...engineers, and data scientists who value technical depth, ownership, and pragmatic execution... ...and governed inside a global technology leader.As a Senior Software Engineer in Application...Full timeTemporary workLocal areaFlexible hours$167.7k - $245.2k
...expected to close on: 10/29/2026This role requires to be onsite in a hybrid model 4 times a week in our Milpitas office. MEET THE TEAMOur... ..., and a culture of continuous learning. As a team, we champion technical ownership, collaborative problem-solving, and a relentless...Full timeTemporary workWork at officeLocal areaFlexible hours- ...marketing tools. Ideal candidates will have over 5 years of experience in digital marketing or program management. This position offers a hybrid work model, allowing flexibility while collaborating with internal and external teams to enhance marketing strategies and execution...
$186.9k - $267.7k
..., micro-segmentation, and is part of the Hybrid Mesh Firewall solution. Cisco Isovalent and... ...increasingly complex threat vectors.As a Technical Lead, you will work with and provide... ...support engineers.A technically skilled leader who enjoys architecting, designing, analyzing...Full timeTemporary workLocal areaRemote workFlexible hours$191.4k - $281.4k
...or San Jose, CA.Meet the TeamAcacia (part of Cisco) is a market leader in high-speed coherent optical transceivers, pioneering the development... ...Experience with photonic device layout and tapeoutExperience in hybrid integration of different material systemsExperience in photonic...Full timeTemporary workLocal areaRemote workFlexible hours$203k - $258.6k
...application window is expected to close on: 10/29/2026This role is hybrid. Onsite 3 days per week in Raleigh (Research Triangle Park),... ...ImpactAs an Efficiency AI Ops Engineer, you are a hands-on technical lead who treats AI as an engineering problem. You will not just...Full timeTemporary workLocal areaFlexible hours3 days per week$214.1k - $309.8k
...expected to close on: 10/15/2026***This is a hybrid role and we are looking for candidates... ..., and we bridge those silos through deep technical expertise, strong relationships, and a... ...ImpactAs an Engineering Productivity Technical Leader, you'll serve as a key technical liaison...Full timeTemporary workLocal areaRemote workFlexible hours$125.5k - $253k
DevOps Engineer - HPE Networking (Hybrid - California)This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.Who We Are:Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way...Full timeWork experience placementWork at officeLocal areaImmediate start2 days per week$214.1k - $309.8k
...application window is expected to close on: 11/30/2026This is a hybrid role, with an on-site requirement for San Jose or San Francisco... ...to meet a new generation of threats.Your Impact• Shape technical direction and lead ambiguous, cross-team Agentic SOC capabilities...Full timeTemporary workWork at officeLocal areaFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC DFT DV Technical Leader (Hybrid). Be the first to apply!




