AI Accelerator DV Engineer | SystemVerilog/UVM Verification
$200k - $320kDensityAI
DensityAI is seeking a verification engineer in Mountain View, California, to ensure the functionality of our custom AI accelerator. You'll work with SystemVerilog, UVM, and industry-standard simulators to validate designs and debug discrepancies. The ideal candidate has extensive experience in verification methodologies and simulation tools, driving coverage closure and regression infrastructure. A competitive salary ranging from $200,000 to $320,000 is offered, along with benefits including equity grants and health coverage. #J-18808-Ljbffr DensityAI
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the AI Accelerator DV Engineer | SystemVerilog/UVM Verification in Mountain View, CA vacancy
$200k - $320k
...CFR 120.62. About The Role You will own functional verification of our custom AI accelerator's digital logic — writing testbenches, building... ...waveforms, and driving coverage closure. You'll work in SystemVerilog and UVM with industry-standard simulators (Synopsys VCS,...SuggestedPermanent employmentH1bVisa sponsorshipWork visaNight shift- ...Labs is a frontier AI lab for chip... ...— helping encode DV best practices into... ...coordinate validation, verification, and integration... ...in Electrical Engineering, Computer... ...Strong skills in SystemVerilog, UVM, and C/C++ for test... ...bandwidth NPU / ML accelerator cores — datapath,...SuggestedNight shift
Architect Labs
Palo Alto, CA16 hours ago $138k - $198k
Google is seeking an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration in Sunnyvale, California. In this role, you will contribute... ...verification experience, and expertise in SystemVerilog/UVM. A competitive salary between $138,000 and $...Suggested- Job Openings (Mid/Sr/Princ) Verification Design Engineer (UVM) About the job (Mid/Sr/Princ) Verification Design... ...testbench environment for a custom AI processor, including testbenches,... ...knowledge of ML, AI trends, and HW accelerator landscape, preferred. BSEE +4 years...Suggested
- ...semiconductors where AI can design and... ...combining deep verification expertise with modern... ...Verification Engineer, your role isn’t... ...assisted workflows that accelerate verification,... ...frameworks using SystemVerilog, UVM, Python and... ...models into existing DV environments. Contribute...Suggested
$128k - $312k
...Expect The Tesla AI Hardware team is... ...Comprising brilliant engineers and visionaries,... ...tailored to accelerate Tesla’s machine learning... .... As a Staff DFT DV Engineer, you will own functional verification of all DFT... ...You'll Do Develop SystemVerilog/UVM testbenches to verify...Hourly payTemporary workFlexible hours- ...great products that accelerate next‑generation... ...experiences—from AI and data centers,... ...‑impact Design Verification Engineer with strong technical... ...Develop robust UVM‑based testbench... ...Develop high‑quality SystemVerilog components:... ...and guide junior DV engineers Academic...
AMD
Santa Clara, CA16 hours ago - ...Connectedness industry. As an AI-first strategic... .../ASIC RTL Design, UVM based verification, Emulation, FPGA... ...build, and maintain SystemVerilog/UVM-based verification... ...with design engineers to resolve issues. Drive... .... Exposure to AI/ML accelerators, networking, video processing...
Prodapt
Sunnyvale, CA17 hours ago $175k - $215k
...report to a Silicon Engineering Lead. Responsibilities... ...comprehensive, scalable verification plans Drive the... ...Verification IP (VIP) to accelerate the development cycle... ...testbenches using UVM/SystemVerilog Proven track record with... ...Generative AI and LLMs to accelerate...Waymo
Mountain View, CA3 days ago$175k - $215k
Waymo is hiring for a verification engineer responsible for building high-performance verification environments for their autonomous vehicle... ...specifications and requires significant expertise in UVM/SystemVerilog and Python. This position follows a hybrid work schedule...$128k - $312k
...Expect The Tesla AI Hardware team... ...Comprising brilliant engineers and visionaries... ...tailored to accelerate Tesla's machine... ...looking for a Verification Engineer to... ...into traditional UVM‑based methodologies... ...design and DV automation teams... ...using UVM/SystemVerilog Strong understanding...Hourly payFull timeTemporary workFlexible hours$150k - $165k
Encore Semi, Inc. in Sunnyvale, CA is seeking a Sr Design Verification Engineer to verify complex digital systems, including ARM-based... ...ownership of the full verification lifecycle, utilizing SystemVerilog and UVM to ensure design quality and integrity. The anticipated...$117k - $166k
...degree in Electrical Engineering, Computer Engineering,... ...experience in design verification. Experience with SystemVerilog/Verilog. Preferred Qualifications... ...Methodology (UVM) testbenches and... ...to shape the future of AI/ML hardware acceleration. You will have an opportunity...Full timeWorldwide$116k - $166k
Design Verification Engineer, TPU Cloud Compute Minimum qualifications:... ...verification. Experience with SystemVerilog/Verilog. Preferred... ...Verification Methodology (UVM) testbenches and methodologies... ...to shape the future of AI/ML hardware acceleration. You will have an...Worldwide$128k
...Expect The Tesla AI Hardware team is at... ...Comprising brilliant engineers and visionaries,... ...chips tailored to accelerate Tesla’s machine... ...looking for a SOC Verification Engineer who will... ...Architect highly reusable UVM based test benches... .../hands-on DV experience Experience...Hourly payTemporary workFlexible hoursNight shift$188k - $312k
...To Expect The Tesla AI Hardware team is at the... ..., Staff level Design Verification Engineer for Pre‑Silicon... ...next‑generation Dojo AI accelerator. You will work with cross... ...highly reusable UVM testbenches, writing... ...with deep expertise in SystemVerilog and UVM Experience verifying...Hourly payFull timeTemporary workFlexible hoursNight shift$163k - $237k
...degree in electrical engineering or computer science, or... ...years of experience with verification methodologies and languages (e.g., UVM and SystemVerilog). Experience with... ...combines the best of Google AI, Software, and... ...deliverables, while representing DV status throughout the...Full timeWorldwide$200k - $320k
...We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon... ...and software teams, driving DensityAI's AI accelerator program from first silicon through... ...software perspectives ~ Well-versed in UVM methodology and testbench architecture...H1bVisa sponsorshipWork visaFlexible hoursNight shift$120k - $225k
...experienced Design Verification Engineers to play a key... ...next-generation AI processors to life... ...Design Verification (DV) team is central... ...Engines to accelerate AI workloads. DV... ...execution using UVM or other advanced... ...Understanding of Verilog, SystemVerilog, and UVM. ~...$163k - $237k
...degree in Electrical Engineering, Computer Science... ...). Experience with SystemVerilog, Hardware Design, Automation, Design Verification Test. Preferred qualifications... ...shape the future of AI/ML hardware acceleration. You will have an... ...Verification (DV) teams, and manage and...Worldwide- Prodapt in Sunnyvale, CA seeks a Senior Emulation/Verification Engineer with SystemVerilog/UVM expertise to accelerate pre-silicon verification on emulation platforms. You will optimize Cadence Palladium or Synopsys ZeBu workflows, port verification environments, and collaborate...
- OXMIQ designs GPU and AI silicon for large-scale model inference and training... ...ground up. As a GPU/TPU System Design Verification Engineer , you will play a critical role in... ...-level functionality. Build reusable UVM/SystemVerilog verification environments for GPU subsystems...Night shift
$200k - $350k
DensityAI is looking for a performance verification engineer based in Mountain View, California. This role involves owning block-level and SOC-level performance verification for our AI accelerator silicon. Candidates should have a Master's degree and at least 8 years of...- Baidu USA is seeking an experienced Design Verification Engineer for their Sunnyvale office to verify functionalities of AI SoC. The ideal candidate will have over 5 years of UVM based verification experience, advanced ASIC design knowledge, and solid problem-solving skills...Work at office
$138k - $198k
...degree in Electrical Engineering, Computer Engineering,... ...with formal and design verification. Experience with SystemVerilog or Verilog. Experience... ..., Questa Formal, 360-DV). Preferred Qualifications... ...shape the future of AI/ML hardware acceleration. You will have an...Worldwide$120k - $250k
...make the world’s best AI models run as... ...MatX is seeking silicon verification engineers to join our team as we... ...silicon Experience with SystemVerilog, Python, C/C++,... ...methodologies such as UVM, assertion-based verification... ...compute (CPUs, GPUs, accelerators), high-speed...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- ...for a highly motivated ASIC RTL Design Engineer to join their AI Hardware team. This role focuses on... ...designing power-efficient RTL for custom AI accelerators located in Palo Alto, CA. You will... ...Engineering, with at least 3 years of DFT DV experience. Tesla offers competitive...
$188k - $312k
...Inc. is seeking a Senior Design Verification Engineer for its AI Hardware team. In this role, you... ...verification of next-generation Dojo AI accelerators, collaborating with cross-... ...verification experience, particularly in SystemVerilog and UVM. Tesla offers an expected salary...- .... We’re a team of engineers, clinicians, and innovators... ...Responsibilities Verification of FPGA’s on... ...testbench development UVM Work closely with... ...in HVL and HDL (SystemVerilog, Verilog) Experience... ...flows, and agentic‑AI automation frameworks to accelerate coverage closure,...Local areaWorldwide
- Unconventional AI in Palo Alto is seeking a senior verification engineer to drive advanced verification for innovative AI computing solutions. You'll define... ...methodologies and owns expertise in UVM and SystemVerilog. We offer an exceptional benefits package and a...Flexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to AI Accelerator DV Engineer | SystemVerilog/UVM Verification. Be the first to apply!
Related searches
- ai engineer Mountain View, CA
- ai ml engineer Mountain View, CA
- senior ai engineer Mountain View, CA
- machine learning ai engineer Mountain View, CA
- ai developer Mountain View, CA
- ai prompt engineer Mountain View, CA
- ai engineer remote Mountain View, CA
- python ai developer
- generative ai engineer
- azure ai engineer associate