Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

RTL Design Engineer, Silicon (ASIC/IP)

Google Inc.

Google Mountain View, CA, is seeking an RTL Design Engineer in Silicon to contribute to custom silicon powering Google devices. You will define microarchitecture, integrate IP, and perform RTL coding and verification. Requirements include a Bachelor's in EE/CE/CS or related field, 4 years of IP development or integration experience, and proficiency in Verilog or VHDL; scripting in Python or Perl is preferred. Master/PhD plus ASIC/DFT experience preferred. #J-18808-Ljbffr Google Inc.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer, Silicon (ASIC/IP) in Mountain View, CA vacancy
  • $138k - $197k

     ...internal and/or external IP.Define...  ...medium size IP.Perform RTL coding, function/performance...  ...in Electrical Engineering, Computer...  ...integration.Experience in ASIC development withVerilogor...  ...with ASIC design methodologies for clock...  ...developing custom silicon solutions that power... 
    Suggested
    Worldwide
    Night shift

    Google

    Mountain View, CA
    2 days ago
  • $175k - $280k

     ...goal of enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging...  ..., validation, product engineering, ASIC implementation). In this role, you will...  ...verifiedProvide timing constraint for those IPs and support the physical... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $160k - $275k

     ...quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in...  ...subsystem, and fullchip designs from RTL to GDSIIOwn entire subsystems or...  ...equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal... 
    Suggested
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $175k - $280k

     ...the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in...  ...timing, power and area design targets, and explore RTL/design tradeoffsResolve design/timing/congestion and flow... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 days ago
  • $163k - $236k

     ...HLS code to generated RTL.Design and maintain advanced environments...  ...and mentor junior engineers on the nuances of HLS...  ..., developing custom silicon solutions that power the...  ...(DV) role in the Argos IP team, you will ensure...  ...of custom video codec ASICs for YouTube by managing... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $163k - $237k

     ...intellectual properties (IPs) and subsystems....  ...digital logic at RTL using SystemVerilog...  ...closure for ASICs or FPGAs.Utilize scripting...  ...in Electrical Engineering, Computer Engineering...  ...Experience working with design verification (DV)...  ...developing custom silicon solutions that power... 
    Worldwide

    Google

    Mountain View, CA
    5 days ago
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  •  ...AMD’s programmable embedded IP, resulting in final designs that meet product defined...  ...functionality that operates on silicon and is modeled accurately...  ...collaborating with other engineers located in different sites/...  ...the root cause; work with RTL and firmware engineers to resolve... 

    AMD

    San Jose, CA
    5 days ago
  • $163k - $236k

     ...control subsystem's design microarchitecture specifications...  ...SystemVerilog RTL to implement logic for ASIC products according...  ...in Electrical Engineering, Computer Engineering...  ..., developing custom silicon solutions that power...  ...Intellectual Property (IP) with the focus on... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the...  ...sequence. The team works with the silicon solution team to triage...  ...implement new Clocking topologies in RTL.Collaborate with Physical... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...specifications for silicon subsystems and small...  ...property (IP) blocks seamlessly...  ...into complex silicon designs and multi-component...  ...Execute production-grade RTL coding, debug intricate...  ...and multi-site engineering groups to resolve architectural...  ....Experience in ASIC development with... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    3 days ago
  • $163k - $236k

     ...to Machine Learning IPs for Google Silicon SoCs.Define microarchitecture...  ...Development.Drive RTL development, debug...  ...degree in Electrical Engineering, Computer Engineering...  ...experience with RTL design using Verilog/System...  ..., interconnects, and ASIC methodology.Preferred... 
    Worldwide

    Google

    Mountain View, CA
    5 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • $163k - $236k

     ...of complex digital design blocks by understanding...  ...with design engineers to identify important...  ...verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred...  ...the development of silicon-based ICs and chips....  ...verifying interconnect IPs.In this role, you’ll... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

     ...microarchitecture and RTL execution to...  ...performance network design components which meet...  ...between system and IP requirements.Own the...  ...degree in Electrical Engineering, Computer...  ...in high-performance ASIC design.Experience architecting...  ...developing custom silicon solutions that... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $119.8k - $234.7k

     ...EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft...  ..., and Infrastructure Engineering (SCHIE) is the team...  ...is responsible for design, development,...  ...the Shared and Custom IP & Silicon (SCIPS)team...  ...additional custom FPGA RTL for protocol interfaces... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $116k - $189.75k

     ...to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC...  ...and area and power-efficient RTL to meet strictly defined development...  ...designers, and pre and post silicon verification teams to deliver...  ...Working on a diverse list of IPs, including GPU's time... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to...  ...issues and lead post-silicon bring-up to ensure link...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...years of experience in ASIC design, including one... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  • $300k - $400k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob...  ...equityRequirements: SoC Microarchitecture, RTL Design, IP Integration (UCIe, DDR, CPU/...  ...are building the optimized silicon foundation for our software...  ...and partner with a Tier-1 ASIC design house through the... 

    CyberCoders

    Los Altos, CA
    2 days ago
  • $175k - $275k

     ...RoleAs a lead front-end design engineer, you will be a key part...  ...deep expertise in RTL design and integration,...  ...management of external ASIC vendor. You will collaborate...  ...for the product.Debug silicon-level functional, timing...  ...and third-party IP integration.Demonstrated... 

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $167k - $275k

     ...a unique combination of design, development, and fabrication...  ...processor and SoC IP solutions. This role provides...  ...a team of digital design engineers, driving architecture implementation, RTL development, integration,...  ...support, and successful silicon execution. The individual... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

     ...are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design...  ...performance, area and power efficient RTL to achieve design targets and...  ...designers, pre- and post-silicon verification teams, synthesis...  ....Work on a broad list of IPs such as GPU's work scheduler,... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance...  ...closely with the architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful...  ...implementationFront-end RTL design and integration of... 

    AMD

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously...  ...architecture, verification and post-silicon validation on some of the...  ..., and verification of DFT IPs for our next-generation SoC products...  ...in SoC architecture, RTL design, and verification.Strong... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $142.8k - $274.8k

     ...EngineeringDiscipline: Silicon EngineeringCompany: MicrosoftOverviewMicrosoft...  ..., and Infrastructure Engineering (SCHIE) is the team...  ...is responsible for design, development,...  ...this goal, the Silicon IP and Custom Products (...  ...as HAPS or Xilinx), RTL design for FPGA or emulation... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa...  ...equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog)...  ...Senior ASIC Design Engineer to lead the design and...  ...for innovation in silicon architecture, particularly...  ...standards.Engage in IP design and integration,... 

    CyberCoders

    Santa Clara, CA
    5 days ago
  • $175k - $215k

     ...high-performance custom silicon; we develop system-...  ...teammates to ensure we design and optimize hardware and...  ...will report to a Silicon Engineering Lead You will: Partner...  ...third-party Verification IP (VIP) to accelerate the...  ...failures across RTL, testbench, and environment... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    3 days ago
  •  ...Position: ASIC Design Engineer (eInfochips) Job Description: Role:   Asic Design Engineer...  ...APB, etc. Experience with ARM Fabric IPs. Experience with IPXACT....  ...looking for: Good in understanding RTL Design and Digital concepts Strong experience... 
    Full time
    Work at office
    Remote work

    Arrow Electronics

    Mountain View, CA
    4 days ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication...  ...Role: The PMTS Digital Design Engineer will lead the architecture...  ...microarchitecture development, and RTL design of high-performance...  ...programs from concept through silicon bring-up.The candidate will work... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    5 days ago
  • $138k - $197k

     ...improvements in overall design.Design and document one or more blocks of an ASIC, including...  ...s degree in electrical engineering, computer engineering,...  ...experience with custom silicon design (e.g., SoCs, ASICs...  ...etc.).Experience with RTL design using Verilog or... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to RTL Design Engineer, Silicon (ASIC/IP). Be the first to apply!