Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Compute Design Engineer, AI Subsystem RTL

MixMode

d-Matrix in Santa Clara, CA is seeking a skilled Digital Design Engineer. This role involves the micro-architecture design and development of AI sub-system modules, ensuring high performance and efficiency. The ideal candidate holds a Master’s degree and offers 12+ years of experience in micro-architecture. You will work in a hybrid model, collaborating closely with architects and engineers to achieve design specifications. Join us to innovate in the generative AI space and contribute to groundbreaking projects! #J-18808-Ljbffr MixMode

Vacancy posted 11 hours ago
Similar jobs that could be interesting for youBased on the Principal Compute Design Engineer, AI Subsystem RTL in Santa Clara, CA vacancy
  • MixMode is seeking a Digital Design Engineer at their Santa Clara, CA headquarters. The role...  ...the micro-architecture and design of AI Computing subsystems. Responsibilities include delivering high-performance, power-efficient RTL and ensuring successful silicon validation... 
    Principal

    MixMode

    Santa Clara, CA
    11 hours ago
  •  ...Matrix inc. is seeking a Digital Design Engineer in Santa Clara, CA, focused on the design of AI sub-system modules. Ideal...  ...a Master’s degree in electrical/computer engineering and have over 12 years...  ...experience in micro-architecture and RTL development. Responsibilities... 
    Principal
    3 days per week

    d-Matrix inc.

    Santa Clara, CA
    4 days ago
  •  ...the potential of generative AI to power the...  ...week. The role: Digital Design Engineer, Micro-Architect, Principal What you will do: As part...  ...area, and power efficient RTL to achieve the design targets...  ...architecture and design of the AI Compute sub‑system modules including... 
    Principal
    Work experience placement
    3 days per week

    MixMode

    Santa Clara, CA
    11 hours ago
  •  ...accelerate next-generation computing experiences—from AI and data centers, to...  ...to the ASIC (chip) design for high-performance...  ...teams, and product engineers to achieve first‑...  ...Front‑end RTL design and integration...  ...integration of high‑speed I/O subsystems Collaboration with... 
    Principal

    Advanced Micro Devices

    Santa Clara, CA
    11 hours ago
  • $163k - $237k

     ...degree in Electrical Engineering, Computer Engineering, Computer...  ...of experience in ASIC design, including one project...  ...Experience debugging RTL using Verdi/VCS and automating...  ...shape the future of AI/ML hardware...  ...high‑performance PCIe subsystems, you will build the foundational... 
    Suggested
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $100k

     ...-Time Company: Upscale AI Team Size: +100 employees...  ...a member of the ASIC Design team, you will work closely...  ...for the logic design/RTL entry that meets the...  ...years of related technical engineering experience. 8+ years...  ...with on-chip CPU subsystem is a plus Experience collaborating... 
    Full time
    Work experience placement
    Summer internship

    Upscaleai

    Santa Clara, CA
    4 days ago
  • $120k - $225k

     ...Description We’re hiring experienced RTL Design Engineers to play a key role in...  ...bring our next-generation AI processors to life....  ...is building the future of AI computing with breakthrough analog technology...  ...incorporates a novel scheduling subsystem, high-performance... 
    Night shift

    Mythic

    Palo Alto, CA
    17 days ago
  • $150k - $220k

     ...fundamentally change the design, economics,...  ...Senior ASIC Design Engineer to join our processor subsystem team, focused on the...  ...the intersection of RTL design and functional...  ...Electrical Engineering, Computer Engineering, or related...  ...intelligence (AI) tools to support parts... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    23 days ago
  • $160k - $220k

    Senior RTL Design Engineer We are a stealth-mode startup building foundational...  ...challenges in large-scale AI data center clusters. We are...  ...implement RTL for complex digital subsystems using Verilog/SystemVerilog...  ...in Electrical Engineering, Computer Engineering, or a related... 
    Remote work

    Delos Data

    Palo Alto, CA
    4 days ago
  • Founding RTL Design Engineer / Member of Technical Staff Acceler8 Talent is...  ...They’re building advanced AI-driven tools and infrastructure...  ...software solutions for emerging compute platforms. We are seeking...  ...of critical SoC blocks and subsystems targeting production silicon... 

    Acceler8 Talent

    Palo Alto, CA
    4 days ago
  •  ...the potential of generative AI to power the...  ...per week. The role Digital Design Engineer, Micro-Architect, Principal What you will do As part...  ...area, and power efficient RTL to achieve the design targets...  ...architecture and design of the AI Compute sub‑system modules including... 
    Principal
    Work experience placement
    3 days per week

    d-Matrix inc.

    Santa Clara, CA
    4 days ago
  • $128k - $312k

     ...to Expect The Tesla AI Hardware team is at...  ...brilliant engineers and visionaries, the team designs and develops advanced...  ...the boundaries of computational efficiency and performance...  ...deliver high‑quality RTL designs optimized...  ...networking‑focused subsystems. Perform synthesis,... 
    Hourly pay
    Full time
    Temporary work
    Flexible hours

    Tesla Motors, Inc.

    Palo Alto, CA
    11 hours ago
  • $160k - $220k

     ...shared purpose. About the role As an RTL Design / Microarchitecture Engineer, you will define and implement key...  ...in one or more domains: CPU, GPU, AI/ML accelerators, networking, or high...  ...data processing. Knowledge of memory subsystem design (SRAM, cache hierarchies,... 

    Bolt Graphics

    Sunnyvale, CA
    2 days ago
  •  ...based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs for AI/ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality within data center... 

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    RTL Design Engineer, Machine Learning Accelerators corporate_fare Google place Sunnyvale, CA, USA...  ...Bachelor's degree in electrical engineering, computer engineering, computer science, or a...  ..., you’ll work to shape the future of AI/ML hardware acceleration. You will have... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    11 hours ago
  •  ...products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming...  ...for an adaptive, self-motivative design verification engineer to join our growing team. As a key...  ...teams PREFERRED EXPERIENCE: RTL spyglass/lint RTL power design/optimization... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • $126.8k - $220.9k

     ...highly energy-efficient design and new technologies...  ...vertically integrated engineering team spanning RF/Analog...  ...architecture and design, VLSI/RTL design and integration,...  ...UVM DV environment and AI based efficiency...  ...a plus. Background in computer architecture. Bus fabric... 
    Relocation

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $138k - $198k

     ...qualifications PhD in Electrical Engineering, Computer Engineering, Computer Science...  ...publications (e.g., digital design basics, including synchronous...  ...work to shape the future of AI/ML hardware acceleration. You...  ...Develop SystemVerilog RTL to implement logic for ASIC products... 
    Full time
    Internship
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    RTL Design and Integration Engineer, TPU and ML corporate_fare Google place Sunnyvale, CA, USA Apply Qualifications...  ...'s degree in Electrical Engineering, Computer Engineering, Computer Science, a...  ..., you’ll work to shape the future of AI/ML hardware acceleration. You will... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    11 hours ago
  • $128k - $312k

     ...to Expect The Tesla AI Hardware team is at...  ...brilliant engineers and visionaries, the team designs and develops advanced...  ...the boundaries of computational efficiency and performance...  ...looking for an ASIC RTL Design Engineer...  ...interconnect and memory subsystems, including NoC... 
    Hourly pay
    Temporary work
    Flexible hours
    Night shift

    Tesla Motors, Inc.

    Palo Alto, CA
    11 hours ago
  • $164.8k - $226.6k

     ...alternative application process. Principal FPGA Design Engineer Full-time Regular...  ...including high-growth ones in AI datacenters, automated driving...  ...lifecycle: architecture, RTL design, simulation,...  ...in Electrical Engineering, Computer Engineering, or related field... 
    Principal
    Full time

    Sitime-Corporation

    Santa Clara, CA
    4 days ago
  • $175k - $275k

     ...The Role As a lead front-end design engineer, you will be a key part of the...  ...requires deep expertise in RTL design and integration, with...  ...Requirements Master’s degree in Computer Science, Electrical...  ...unlocking new opportunities for the AI industry. With dozens of model... 

    Cerebras

    Sunnyvale, CA
    2 days ago
  • MixMode is seeking a Principal Design Verification Engineer to join our hybrid workforce in Santa Clara, CA. This...  ...chance to work on a groundbreaking computing architecture in a dynamic...  ...boundaries of technology and contribute to AI advancements. #J-18808-Ljbffr MixMode
    Principal

    MixMode

    Santa Clara, CA
    3 days ago
  • $158.76k - $194.04k

     ...is transforming the future of compute by bringing the limitless...  ...every market segment of chip design, including artificial intelligence...  ...computer science, computer engineering, electrical engineering or related...  ...experience with CPU RTL design in one or more of the... 
    Work experience placement

    SiFive, Inc.

    Santa Clara, CA
    4 days ago
  • $138k - $198k

    Google Inc. in Sunnyvale, CA, is seeking a Soc Design Engineer to drive innovation in TPU technology for AI applications. In this role, you will develop efficient...  ...with relevant experience in digital logic design and RTL coding. This full-time position offers a salary... 
    Full time

    Google Inc.

    Sunnyvale, CA
    3 days ago
  •  ...build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded...  ...Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG,... 
    Principal

    Advanced Micro Devices

    Santa Clara, CA
    1 day ago
  •  ...high-tech company in Santa Clara is seeking an experienced engineer to join their ASIC Design team. The role involves designing micro-architectures,...  ...of ASIC design experience and a degree in electrical or computer engineering. The compensation range for technical roles... 

    Upscaleai

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

    ASIC Design Engineer - New College Grad 2026 page is loaded## ASIC...  ...the unlimited potential of AI to define the next era of computing. An era in which our GPU...  ...2026 to join our Memory Subsystem Team!**What** **you'll**...  ...architecture and design including RTL design, synthesis and... 

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • $167.1k - $250.7k

     ...Technologies, Inc. Job Area: Engineering Group, Engineering...  ...engineers for CPU RTL development targeted for...  ...-architecture and RTL Design Engineer, you will...  ...prefetching, cache and memory subsystems. Knowledge of Verilog...  ...Engineering, Computer Engineering, Computer... 
    Work experience placement
    Work from home

    Nutanix

    Santa Clara, CA
    1 day ago
  • $2,000 per month

     ...building the world’s first AI inference system...  ...and staffed by leading engineers, Etched is redefining the...  ...Job Summary As an RTL Engineer at Etched, you...  ...develop and implement design verification strategies...  ...a block to efficiently compute floating point math operators... 
    Work experience placement
    Work at office
    Relocation package

    Etched

    San Jose, CA
    16 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Compute Design Engineer, AI Subsystem RTL. Be the first to apply!