Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Sr. RTL Design Engineer (Silicon Engineering)

$170k - $235k

SPACE EXPLORATION TECHNOLOGIES CORP

Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting‑edge solutions that will expand the performance and capabilities of the Starlink network. Responsibilities Evaluate architectural trade‑offs based on features, performance requirements and system limitations Define micro‑architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design Work closely with verification team to ensure all aspects of the design are covered and verified Provide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check) Participate in silicon bring‑up and validation Basic Qualifications Bachelor’s degree in electrical engineering, computer engineering, or computer science 5+ years of experience in RTL implementation Preferred Skills and Experience Ability to solve complex problems including clock domain crossings and power optimization Experience with embedded CPU subsystems Experience with standard bus protocols (e.g. AXI, AHB, etc.) Experience with high speed and low power design techniques Experience with EDA tools such as HDL simulators and HDL Lint tools Team‑player, can‑do attitude and ability to work well in a group environment while still contributing on an individual basis Enjoys being challenged and learning new skills Additional Requirements Ability to work extended hours or weekends as needed for mission critical deadlines Compensation & Benefits Pay range: ASIC Design Engineer/Senior: $170,000.00 - $235,000.00 per year. Your actual level and base salary will be determined on a case‑by‑case basis and may vary based on the following considerations: job‑related knowledge and skills, education, and experience. Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long‑term incentives, in the form of company stock, stock options, or long‑term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long‑term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year. To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here. SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status. Applicants wishing to view a copy of SpaceX’s affirmative action plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to View email address on click.appcast.io. #J-18808-Ljbffr SPACE EXPLORATION TECHNOLOGIES CORP

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Sr. RTL Design Engineer (Silicon Engineering) in Sunnyvale, CA vacancy
  • $163k - $237k

     ...environments for digital logic at RTL using SystemVerilog and...  ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...subsystems.Experience working with design verification (DV) testbenches...  ..., developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $163k - $237k

     ...testplans and coverage models designed to track, manage, and close...  ...and guide junior verification engineers on design verification (DV) engineering...  ...digital logic at the RTL level using SystemVerilog or...  ...verification of SOCs, pre-silicon analysis and post-silicon correlation... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  • $163k - $236k

     ...ownership of quality from HLS code to generated RTL.Design and maintain advanced environments,...  ...for verifiability and mentor junior engineers on the nuances of HLS verification.Minimum...  ...pushes boundaries, developing custom silicon solutions that power the future of Google... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation...  ...-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal RTL Design Engineer...  ...to the development of advanced silicon solutions for next-generation data... 
    Suggested

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $163k - $237k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures...  ...and performance validation for both pre-silicon.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    1 day ago
  •  ...Micro Devices is seeking a talented FPGA Design Engineer in San Jose, California, to join our...  ...and implement advanced IP features for silicon delivery using modern design methodologies...  ...tools. Candidates should have expertise in RTL design, a solid educational background... 

    Advanced Micro Devices

    San Jose, CA
    11 hours ago
  • $250k - $300k

     ...speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works first...  ...Collaborate with cross-functional teams including architecture, RTL design, physical design, firmware, and validation.... 
    Senior

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $167k - $275k

     ...providing a unique combination of design, development, and fabrication...  ...leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration,...  ...closure support, and successful silicon execution. The individual will collaborate... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    16 hours ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner...  ...part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $155k - $210k

     ...the ultimate goal of enabling human life on Mars.PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building...  ...develop timing, power and area design targets, and explore RTL/design tradeoffsResolve design/timing/congestion and flow... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $163k - $236k

     ...Machine Learning IPs for Google Silicon SoCs.Define microarchitecture...  ...Subsystem Development.Drive RTL development, debug functional...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...years of experience with RTL design using Verilog/System Verilog... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    21 hours ago
  • $163k - $237k

     ...developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science...  ...that pushes boundaries, developing custom silicon solutions that power the future of Google... 
    Senior
    Worldwide

    Google

    Mountain View, CA
    3 days ago
  • $192k - $279k

     ...microarchitecture specifications for silicon subsystems and small to medium...  ...into complex silicon designs and multi-component subsystems.Execute production-grade RTL coding, debug intricate function...  ...multi-disciplinary and multi-site engineering groups to resolve... 
    Senior
    Worldwide
    Night shift

    Google

    Mountain View, CA
    4 days ago
  • $163k - $236k

     ...management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...boundaries, developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    21 hours ago
  • $182.36k - $273.2k

     ...be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal...  ...document micro-architecture and RTL for complex power management integrated...  ...to bring up block tests on silicon during lab testing, and... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    21 hours ago
  • $163k - $236k

    Design and implement high-speed blocks, taking end-to-end ownership...  ...'s degree in Electrical Engineering, Computer Engineering, or a related...  ..., developing custom silicon solutions that power the future...  ...within AI/ML-driven systems.As an RTL Design Engineer, you will be... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    16 hours ago
  • $119.8k - $234.7k

     ...Hardware EngineeringDiscipline: Silicon EngineeringCompany:...  ...Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft...  ...We are looking for a Senior Design Engineer to work in the dynamic...  ..., Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV... 
    Senior
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $168k - $264.5k

    The DFP Engineer - Manufacturing role defines and implements the validation and screening of new silicon features within high‑volume manufacturing flows. You will translate product...  ...offs.Embed testability requirements into design to enable robust screening and debug.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    21 hours ago
  • $134.39k - $201.3k

     ...Your Team, Your ImpactAs a Digital IC Design Senior Staff Engineer with Marvell, you will be in a group of...  ...job responsibilities include RTL design, verification, synthesis, timing...  ...check, power analysis, design review, silicon debugging, design documentation and support... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    3 days ago
  • $135.9k - $201.13k

     ...Your ImpactAs a Senior Staff Digital ASIC Design Engineer at Marvell, you will join the DCE -...  ...developing the high performance connectivity silicon that underpins AI scale data centers for...  ..., DSP pipelines, and IP blocks.Own RTL development for assigned blocks, delivering... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  •  ...Together, we advance your career. THE ROLE: As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team...  ...domains)Experience with SystemVerilog and UVMFamiliarity with RTL design (Verilog or equivalent)Scripting experience (Python,... 
    Senior

    AMD

    Santa Clara, CA
    21 hours ago
  •  ...functional correctness and high-quality silicon. You will plan, develop, and...  ...working closely with cross-functional engineering teams to deliver robust, bug-free designs. THE PERSON:  You are passionate...  ...the root cause; work with RTL and firmware engineers to resolve... 

    AMD

    San Jose, CA
    1 day ago
  • $105k - $260k

     ...the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware.Our second-generation Veyron core...  .... This is your opportunity to work alongside engineers who built iconic processors like the AMD K6 and... 
    Senior
    Contract work
    Work at office

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  •  ...Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...verification expertise, excels in debugging intricate architecture/RTL issues, and is comfortable leading verification efforts... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

     ...Job Description: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end...  ...and memory subsystem behavior, with enough breadth in RTL, physical design, and CAD to contribute across traditional... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...pushes boundaries, developing custom silicon solutions that power the future... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  •  ...Together, we advance your career. THE ROLE:Join AMD's Silicon Design team to design and develop cutting-edge IPs for next-...  ...embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL design lifecycle from micro-architecture specification... 

    AMD

    San Jose, CA
    3 days ago
  • $120k - $275k

     ...developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and...  ...largest ML workloads for AGI. MatX is seeking a Silicon Design-For-Test (DFT) engineer to join our team as we create best-in-class silicon for high... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $100k

     ...of all seniorities.We are looking for a talented engineer to join our CPU design team to define and implement RTL for high-performance CPUs. You’ll work on a CPU based...  ...across multiple design hierarchies and pre/post-silicon environments.Background in microarchitecture... 
    Senior
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $220.92k - $311.89k

     ...Details:Job Description: The Role and Impact As a Physical Design Timing Engineer, you will play a critical role in delivering Intel's next-generation...  ...), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Sr. RTL Design Engineer (Silicon Engineering). Be the first to apply!