Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal DDR5/LPDDR5 PHY Validation Lead

$195k - $292k

Ampere

Ampere in Santa Clara is seeking a Principal DDR5 / LPDDR5 PHY Validation Engineer. In this role, you will lead high-quality validation strategies for next-gen memory subsystems and tackle significant technical challenges to ensure performance consistency. Ideal candidates should have over 6 years of DDR5 expertise and a solid background in compliance testing. The position offers a market-based salary range from $195,000 to $292,000 and promises benefits including premium insurance and unlimited flextime. #J-18808-Ljbffr Ampere

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Principal DDR5/LPDDR5 PHY Validation Lead in Santa Clara, CA vacancy
  • Ampere Computing is seeking a Principal DDR5 / LPDDR5 PHY Validation Engineer to lead validation efforts for next-gen memory subsystems in AI-integrated processors. This role demands excellence in tuning and signal analysis while providing significant technical leadership... 
    Principal

    Ampere Computing

    Santa Clara, CA
    4 days ago
  • $195k - $292k

    Principal DDR5 / LPDDR5 PHY Validation Engineer Ampere is a semiconductor design company focused on high-performance, energy efficient AI compute. Join...  ...validation for AI‑integrated processors. This pivotal role leads to significant, unique technical challenges, requiring... 
    Principal
    Local area

    Ampere Computing

    Santa Clara, CA
    4 days ago
  • $272k - $431.25k

     ...seeking a world‑class Principal DRAM Architect to define...  ...collaborating closely with leading DRAM vendors and JEDEC...  ...of GDDR/LPDDR PHY architectures. Collaborate...  ...and enable early silicon validation. Strong understanding...  ...experience with GDDR6/7 and LPDDR5/6 architectures —... 
    Principal

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $142k - $222k

     ...interfaces, NPUs, FPGAs, high speed memory (DDR4/DDR5) and high-speed PCB layout. Collaborate...  ..., mechanical and thermal engineers. Lead the design of DC-DC switch-mode power...  ...contribute to system bring-up, debugging, and validation in the lab. Verification: write and... 
    Principal
    Night shift

    Celestica

    San Jose, CA
    3 days ago
  • $225k - $338k

     ...self-driving cars to learning machines. We lead in chip design, verification, and IP...  ...you drive power models, collaborate with PHY architects to define architecture that meet...  .... Supporting IP integration and validation efforts. The Impact You Will Have: ~... 
    Principal
    Remote work

    Synopsys Inc

    Sunnyvale, CA
    a month ago
  • $200k - $351k

     ...Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior...  ...design, develop, and manufacture leading-edge Hardware Platform Solutions...  ..., High speed memory (DDR4/DDR5) and high-speed PCB layout....  ...risks, and benefits Develop and validate power systems requirements... 
    Principal
    Local area

    Celestica

    San Jose, CA
    1 day ago
  • $248.4k

     ...Description We are seeking a Principal Design Engineer, passionate individual...  ...: High speed interfaces (LPDDR5, USB4.0, Chip‑to‑Chip...  ...verification, emulation and system validation Programming skills (e.g.: C/...  ...with deep engagement with leading IP vendors and execute competitive... 
    Principal
    Night shift

    Lattice Semiconductor

    San Jose, CA
    3 days ago
  • $196k - $368k

    NVIDIA is looking for a Senior Post Silicon Validation Engineer in Santa Clara, California. This role involves developing and validating system-level tests for high-volume manufacturing of SOCs, GPUs, and ASICs. The ideal candidate has an MS/PhD with over 12 years' experience... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking a Lead Post‑Silicon Validation Engineer in Santa Clara to manage and lead memory system development for GPUs. This role requires extensive experience in memory systems and strong technical communication skills. Your base salary will be determined based... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • Advanced Micro Devices, Inc. in Santa Clara, CA is seeking a Senior Hardware Validation & Failure Analysis Engineer to drive hardware validation and failure analysis for complex computing systems. You will collaborate closely with hardware design teams and ensure product... 

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    4 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal

    ACL Digital

    San Jose, CA
    3 days ago
  • Senior Test Lead - Silicon Platform Validation at HCL Technologies Limited in Santa Clara/Mountain View, CA. Lead FPGA prototyping efforts using Synopsys HAPS to map ASIC designs onto multiple FPGAs, enabling early software development before silicon. The role requires... 

    HCL Technologies Limited

    Santa Clara, CA
    3 days ago
  • A leading tech company is searching for a Mixed Signal Design Validation Engineer in Santa Clara, CA. You will develop and validate high-speed mixed-signal circuits, leading debugging and characterization efforts while training new engineers. Ideal candidates hold a Master... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • A leading recruitment firm is seeking a skilled Verification Design Engineer (Mid/Sr/Princ) in Sunnyvale, California. The role involves creating UVM testbench environments for a custom AI processor, ensuring proper functionality through developed infrastructure and collaboration... 
    Principal

    Thrive Recruitment Agency

    Sunnyvale, CA
    4 days ago
  • NVIDIA in Santa Clara is seeking a Senior Verification Engineer to verify the build, architecture, and micro-architecture of NVIDIA's scalable coherency fabric (SCF). You will apply advanced verification methods to ensure correctness of complex interconnects powering AI...
    Principal

    NVIDIA

    Santa Clara, CA
    4 days ago
  • Future Mobility Corp. Ltd. is seeking a full-time Engineering Manager at our Santa Clara, CA facility to determine design and delivery of HIL, simulation, and vehicle-based tests. The ideal candidate will have 8+ years of experience in delivering technical products, strong...
    Full time

    Future Mobility Corp. Ltd.

    Santa Clara, CA
    2 days ago
  • $240k - $320k

     ...systems. Job Description As the Senior Principal Engineer, E2E AI Training Framework for...  ...closely with other functional tech leads (e.g. data engineering, infrastructure)...  ...systems to implement best practices in system validation, testing (SIL/HIL), and continuous... 
    Principal
    Full time
    Work experience placement
    Local area
    Flexible hours

    Bosch Group

    Sunnyvale, CA
    4 days ago
  •  ...industry standards such as PCIe Express, Ethernet, and miscellaneous interface. Debug L1 ethernet issues related to Serdes and MAC/PHY (analyze Signal Strength, Serdes Eye, Review & Tune SI parameters etc.). Debug other interfaces on board such as PCIE, i2C, MDIO etc... 
    Principal

    MDAEdge

    Santa Clara, CA
    4 days ago
  • $184k - $260k

     ...Senior Principal System Validation Engineer San Jose, CA Astera Labs (NASDAQ: ALAB)provides rack-scale AI infrastructure through purpose-built...  ...Develop and perform system validation tests using leading-edge Data Center equipment and scalable automation platforms... 
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    5 days ago
  • A leading technology firm seeks a Senior Technical Leader to shape memory interface technology. This architect role requires expertise in...  ...and will guide the technical direction for advanced Memory PHY solutions across multiple technologies. A strong background in communication... 
    Flexible hours

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    4 days ago
  • Hewlett Packard Enterprise is seeking a Senior Principal Mechanical Engineer to lead the mechanical development of complex networking systems from concept through production. The role demands a self-motivated technical leader with over 12 years of experience in electromechanical... 
    Principal

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 days ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI...  ...designs. Key Responsibilities Lead the functional verification of advanced...  ...Collaborate closely with software and system validation teams to create and execute test plans... 
    Principal
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    5 days ago
  • Overview Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ ...
    Principal
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • Summary Seeking a Senior Principal Firmware Engineer with deep expertise in coherent optical...  .... This individual contributor role will lead firmware architecture, development,...  ...related platforms. Lead firmware bring‑up, validation, debugging, and production release... 
    Principal

    Veriipro

    Santa Clara, CA
    4 days ago
  • NVIDIA is seeking a Principal Engineer to lead performance efforts for CSP Engagements. Responsibilities include driving performance characterization and ensuring optimal integration with engineering teams. This role requires a deep understanding of GPU performance, strong... 
    Principal

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $153.5k - $310.5k

    Hewlett Packard Enterprise Company is seeking a Senior Principal Mechanical Engineer to lead the mechanical development of complex networking systems. The ideal candidate must have at least 12 years of experience in electromechanical product development and act as a subject... 
    Principal
    Work at office
    2 days per week

    Hewlett Packard Enterprise Company

    Sunnyvale, CA
    4 days ago
  •  ...Senior Director, Principal Gifts About the Company Philanthropic organization supporting Indigenous culture & individuals...  ...strategic giving. The successful candidate will be responsible for leading a portfolio of principal and major gift prospects, with a focus... 
    Principal

    Confidential

    San Jose, CA
    1 day ago
  •  ...will ensure each design meets rigorous customer specifications across major telecom, automotive, and technology sectors. s a leading member of the Network Switching Team , you will develop the architecture for functional verification environments (including reference... 
    Principal

    Macpower Digital Assets Edge

    Santa Clara, CA
    1 day ago
  • Ampere Computing is seeking a Post Silicon SoC Power and Performance Validation Engineer to lead the validation process in Santa Clara, California. This role emphasizes ownership of post-silicon test plans, focusing on power management features, and utilizing advanced instrumentation... 

    Ampere Computing

    Santa Clara, CA
    4 days ago
  • Synopsys Inc is looking for an Architect in Applications Engineering to lead a team dedicated to delivering cutting-edge Design-For-Test products. This role involves direct product validation, technical leadership, and collaboration with customers to enhance product quality... 

    Synopsys Inc

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal DDR5/LPDDR5 PHY Validation Lead. Be the first to apply!