Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Engineer

$167.7k - $245.2k

Cisco Systems

The application window is expected to close on: 11/29/2026This position will require to work onsite 4 days a week in the San Jose locationMeet the TeamThe Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.Your Impact• Drives the definition, architecture and design and verification of high performance ASICs• Owns complex or multiple functional areas• Develops reusable code for future projects• Creates re-usable code• Debugs at ASIC, SW, HW level• Works with ASIC and Apps, with limited external scope• Leads design and DV work by solving block level issues and participates in chip level issue resolution• Drives reviews and recognizes areas of architectural concerns• Defines new verification methodologies• Helps in lab bring up• Leads code reviews at platform level•Identifies, designs and implements power saving solutionsMinimum QualificationsBachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 2 years of related experienceExperience with ASIC design and verification processes (with System Verilog), debugging, methodology, and tools.Preferred QualificationsExperience with dashboard management for regression, coverage, test list completion and other DV statistics.Post-silicon lab bring-up experience.Experience in leading the verification methodology (in UVM) of clusters/subsystems or full chip level for ASIC.Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPSExperience with Linux, C/C++, and/or Python/Perl.Experience in Networking.Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$167,700.00 - $282,000.00Non-Metro New York state & Washington state:$149,100.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2022496Date posted : 2026-09-04Profession: Product and EngineeringEmployment type: Full time

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Engineer in San Jose, CA vacancy
  • $180k - $230k

    Job description: Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engineers with stable work histories, strong customer-facing... 
    Senior

    Affinity Executive Search

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...their best work. Come join the team and see how you can make a lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • SoftPathTechnologies is seeking a DFT Engineer in Santa Clara, CA with 7+ years of hands-on experience in DFT/ATPG for SoC/ASIC designs. The role demands strong understanding of controllability, observability, and scan-based testing, plus expertise in ATPG pattern generation... 
    Senior

    SoftPathTechnologies

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...are seeking a highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is pivotal in ensuring the... 
    Senior

    CyberCoders

    Santa Clara, CA
    1 day ago
  •  ...A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit level verification of the process scheduling and system interface hardware of the GPU. This position will be working across many NVIDIA teams... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $153.2k - $229.8k

    A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree... 
    Senior

    Qualcomm

    Santa Clara, CA
    3 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and deliver complex ASIC IP across multiple products.... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR...  ...Perl, and TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    2 days ago
  • NVIDIA AI is seeking engineers to develop software and tools that automate SoC design and build flows, boosting ASIC engineering efficiency. You will collaborate with design and verification teams and EDA vendors to implement high-speed design methodologies. The role requires... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    2 days ago
  • $167.7k - $245.2k

     ...qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center, AI networking solutions. Join us to... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    3 days ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    3 days ago
  • $110k - $160k

     ...Overview of Role As a Physical Design Engineer, you will be responsible for the entire APR implementation flow from RTL-to-GDS that...  ...place and route, CTS, STA, and signoff. You will be reporting to Senior Manager at San Jose Center and joining a team of engineers... 
    Senior
    Full time
    Work at office

    TSMC

    San Jose, CA
    3 days ago
  • Lightmatter is seeking a Design for Test Engineer to join our chip design and product operations teams. You will design, validate, and deploy...  ...bring-up in a fast-paced, innovative environment. A strong ASIC pre-silicon background is essential. #J-18808-Ljbffr Lightmatter
    Senior

    Lightmatter

    Mountain View, CA
    3 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    3 days ago
  • $145k - $234.5k

    Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo Alto Networks At Palo Alto Networks everything starts and ends with our mission: Being the cybersecurity partner of choice,... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  • A leading engineering talent provider in Sunnyvale, CA, is seeking an ASIC Power Engineer to enhance power efficiency in custom ASICs for AR/VR products. The ideal candidate will have over 10 years of experience in ASIC Power or Physical Design engineering, performing... 
    Senior

    Triple Crown

    Sunnyvale, CA
    4 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for high-performance SoCs/ASICs. You will collaborate with front-end, physical, verification, and product teams to maximize test coverage and yield. You... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    4 days ago
  •  ...hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams,...  ...: 10+ years of experience as an ASIC Power engineer or Physical Design engineer...  ...Health, Dental and Vision Insurance 401k Seniority level: Mid-Senior level Industry: Semiconductor... 
    Senior
    Contract work

    Triple Crown

    Sunnyvale, CA
    4 days ago
  • $168k - $264.5k

     ...lasting impact on the world.We are seeking an innovative Senior STA Signoff Methodology Engineer to help drive sign-off strategies for the world's...  ...or equivalent experience, with 8 years of experience in ASIC design and timing.Solid understanding of RC extraction,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance...  ...in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's degree or PhD in Electrical... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $143.3k

     ...locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re... 
    Senior
    Local area

    Amazon

    Cupertino, CA
    4 days ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTVCompany:The Boeing CompanyBoeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design and Verification Engineers (Senior or Principal)... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    3 days ago
  • $190k - $220k

    Job description: Role Summary:We are seeking a Senior Package Design Engineer to join our custom SOC/ASIC development client. Youll work closely with cross-functional teams in the U.S. and overseas on high-performance package substrate design with a focus on signal/power... 
    Senior
    Overseas

    Affinity Executive Search

    San Jose, CA
    2 days ago
  • $165k - $241.4k

     ...unified silicon architecture for web scale and service provider networks. Cisco’s silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym,... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    12 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Engineer. Be the first to apply!