Senior FPGA Verification Engineer - UVM & SV Expert
Software Technology, Inc.
Software Technology, Inc. is looking for a skilled FPGA Verification Engineer to join our team in Santa Clara, CA. The successful candidate will be responsible for verifying complex FPGA designs, developing comprehensive verification plans, and ensuring functionality and reliability. The ideal applicant will have a strong background in FPGA design, experience with UVM and SystemVerilog, and excellent problem-solving skills. This is an onsite position with a requirement for 5 days a week in the office. #J-18808-Ljbffr Software Technology, Inc.
- ...Arrow Electronics is hiring a Design Verification Engineer in San Jose, California. This position requires expertise in SV/UVM, and the ability to manage verification projects with strong technical reviews. Candidates should have experience with CPU architectures and be...SeniorFull time
- ...A leading engineering company is seeking a highly skilled FPGA Verification Engineer in Santa Clara, CA. You will verify complex FPGA designs, collaborating closely... ...years of experience in FPGA and strong proficiency in UVM and SystemVerilog. This is a full-time onsite role...SuggestedFull time
- ...technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate... ...’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with scripting in Python or...Senior
$127.63k - $191.2k
...Marvell Central Engineering Hardware Design Engineer Marvell's semiconductor... .... You will participate in FPGA/firmware/software development... ...simulation environments (UVM/SystemVerilog/Python) to... ...Knowledge of constrained-random verification, assertion-based verification...SeniorPermanent employmentInternshipWork from home$145k - $286k
1000 Micron Technology, Inc. is hiring a Staff ASIC Design Verification Engineer in San Jose, California. The role involves defining and improving... ...in verification, with strong skills in SystemVerilog and UVM methodology. The compensation ranges from $145,000 to $286,00...Senior$237k - $356k
...apply! About the Role: As a Senior Principal Emulation & FPGA Prototyping Verification Engineer , you will apply extensive, specialized... ...efforts within a SoC verification environment. Expert-level proficiency in debugging complex RTL issues...SeniorLocal area- A leading technology firm seeks a skilled FPGA Verification Engineer in Mountain View. This role involves verifying FPGA designs with advanced methodologies... ...and requires strong expertise in SystemVerilog, UVM, and debugging skills. The ideal candidate will develop verification...
- ...An established industry player is seeking a skilled verification engineer with extensive experience in UVM and SystemVerilog. This role involves defining and implementing a comprehensive verification environment, writing test plans, and debugging RTL and gate-level netlists...Senior
$136k - $218.5k
...position, you will be responsible for verification of high-speed coherent interconnect design... ...developing TB's from scratch using SV and UVM methodology is desired. C++ programming... ...required. A history of mentoring junior engineers and interns a huge plus. To learn more...Senior- A leading technology company is seeking a Senior Verification Engineer to join their multi-media IP team. The ideal candidate will have at least 5 years of design verification experience, particularly in verifying sophisticated IPs using System Verilog. Responsibilities...Senior
$126.8k - $220.9k
A leading technology company in Sunnyvale, California seeks a Wireless PHY Design Verification Engineer to develop and implement advanced verification strategies for WiFi SoCs. The role demands sophisticated test environments and strong experience in wireless and DSP systems...- A leading technology company in Santa Clara is looking for a Design Verification Engineer to ensure the functionality and performance of their SOCs. The role involves developing test plans, collaborating with design teams, and verifying various hardware components. The...Senior
$168k - $264.5k
NVIDIA is looking for a Verification Engineer to join our Emulation division. We are a worldwide recognized... ...emulation techniques (C/C++ DPI Transactors, SV assertions, Coverage, Power Estimation, SpeedBridges, Accelerated UVM Testbenches). Bring up SOCs on emulation,...SeniorWorldwideFlexible hours- ...View is seeking an experienced validation engineer to develop custom silicon solutions that... ...role involves planning and executing verification activities, ensuring design accuracy while... ...possess significant experience with UVM and SystemVerilog, complemented by advanced...Senior
$168k - $264.5k
...impact on the world. NVIDIA is looking for a Senior Verification Engineer to join our Emulation division onsite in... ...techniques (C/C++ DPI Transactors, SV assertions, Coverage, Power Estimation, SpeedBridges, Accelerated UVM Testbenches). Bring up SOCs on emulation,...SeniorFull timeWork at officeWorldwideFlexible hours- We are seeking a highly motivated and skilled FPGA Verification Engineer to join our team. This role is responsible for verifying complex FPGA designs... ...test benches using industry-standard methodologies (e.g., UVM, SystemVerilog). Write and debug test cases to verify...
- A leading technology firm in California is looking for an FPGA Verification Engineer to verify complex FPGA designs and enhance the functionality... ...verification, along with strong skills in SystemVerilog and UVM. This role emphasizes collaboration with design engineers...
$215k - $300k
Reliable Robotics Corporation is seeking a Sr. FPGA Verification Engineer to enhance aviation technology in Mountain View, California. This role involves leading FPGA integration and testing for airborne products and contributing directly to the development of the autonomy...Senior$100 per hour
...CURRENTLY HOLD ACTIVE SECURITY CLEARANCE. The selected candidate will be responsible for ASIC & FPGA verification on R&D program. This engineer will be a verification UVM expert. This engineer with have experience : -Verifying FPGA and/or ASIC designs including...Remote work- ...Arrow Electronics is seeking a Design Verification Engineer IV in San Jose, CA. In this role, you will be responsible for architecting a Verification... ...throughout the verification process. Your expertise in SV/UVM, as well as C/C++, will be pivotal for the development of...Senior
- ...Expertise in ASIC/SoC verification using HVLs. Knowledge of networking protocols will be an addedadvantage. Expertise in SystemVerilog, System C,Verification Methodologies such as OVM,UVM,etc. Should have worked on at least one full-chip or module-level verification using...Senior
- ...Astreya Partners, LLC is looking for an experienced Hardware Verification & Validation Engineer in Sunnyvale, California. This role focuses on testing... ...with post-silicon validation, and developing robust UVM testbenches for PCIe interfaces. The ideal candidate has...Senior
- ...Broadcom Inc. is looking for a Verification Engineer in San Jose, California. The successful candidate will develop verification plans and build verification environments for advanced ASIC products. Applicants should have substantial experience in verification methodologies...Senior
- A leading organization in the technology sector is seeking a Sr. FPGA Design and Validation Engineer to join their team. You will design and implement complex FPGA architectures, perform timing analysis, and debug hardware issues. The ideal candidate has a strong background...Senior
$75 - $80 per hour
A leading aerospace company is seeking an Electrical Design and Analyst Engineer to work in Mountain View, CA. This contract role focuses on ASIC/FPGA verification, requiring expertise in SystemVerilog and a Bachelor's degree in a relevant field. You will be responsible...Hourly payContract work- ...Mandatory Areas Must Have Skills - FPGA Verification Engineer Skill 1 - 8 + Years of in FPGA Skill 2 - 5 +Years of Exp in UVM Skill 2 - 5 +Years of Exp in System Verlilog Location - Santa Clara, CA Onsite Requirement - Y/N- Y Number of days onsite...Work at office
- ...We are looking for a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this... ...level Simulations, Emulation, FPGA prototyping, and C-model environments... ...the following areas: SystemVerilog, UVM, and modern verification methodologies...Senior
- ...At NVIDIA, we are redefining the future of computing! As a Senior Verification Engineer on our CPU Verification Team, you will play a pivotal role... ...constrained‑random verification environment using SystemVerilog and UVM. Proficient in one or more scripting languages like Python,...SeniorWork experience placement
- Mandatory Areas Must Have Skills - FPGA Verification Engineer 8+ Years of experience in FPGA 5+ Years of experience in UVM 5+ Years of experience in System Verilog Location - Santa Clara, CA Onsite Requirement - Y Number of days onsite - 5 Days Job Description:...
- Advanced Micro Devices in Santa Clara seeks a senior pre-silicon verification engineer to verify configurable switches and interconnects. The role demands... ...and be proficient in ASIC verification processes, UVM testbenches, and various programming languages. AMD offers...Senior
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior FPGA Verification Engineer - UVM & SV Expert. Be the first to apply!
- fpga engineer Santa Clara, CA
- senior fpga design engineer Santa Clara, CA
- senior fpga engineer Santa Clara, CA
- fpga developer Santa Clara, CA
- senior verification engineer Santa Clara, CA
- verification & validation engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- validation consultant Santa Clara, CA
- senior validation engineer Santa Clara, CA
- computer system validation engineer Santa Clara, CA

