Average salary: $185,624 /yearly
More statsGet new jobs by email
$91.15k - $172.86k
...our YouTube Channel or the link below.Life at IntelAs a CPU Logic Design Engineer, you will play a critical role in shaping Intel's next-... ...: Develop logic design and register transfer level (RTL) coding for CPU components, such as cell libraries, functional units...SuggestedFull timeInternshipLocal areaImmediate startShift workIntel
Phoenix, AZ3 days ago$146k - $297k
...world to learn, communicate and advance faster than ever.As a SoC Design Engineer, you will be part of the Heterogeneous Integration... ...schedule targets.This is a hands-on technical role passionate about RTL build, IP integration, debugging, and pre/post-silicon support....SuggestedFull timeLocal areaImmediate startNight shiftMicron
Folsom, CA1 day ago- ...features for AMD’s programmable embedded IP, resulting in final designs that meet product defined power, performance, and area targets with... ...Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any...Suggested
AMD
San Jose, CA3 days ago - ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE:As a CPU Core RTL Design Engineer, you will help design and optimize next-generation high-performance processor cores within AMD’s central core RTL team,...Suggested
AMD
Austin, TX1 day ago - ...inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE:An RTL Design Engineering role in our Security IP (SECIP) team, where a large number of individual embedded micro-processor (MP) subsystems and...Suggested
AMD
Markham, IL22 hours ago - ...Job Title: RTL Design Engineer Location: San Jose CA - onsite Position: Contract Role Overview: The RTL (Register Transfer Level) Design Engineer translates high-level architectural requirements into digital circuit logic using Hardware Description...SuggestedContract work
Lorven Technologies
San Jose, CA1 day ago - Responsibilities: • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators... ...of RISC-V architecture is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL. • Experience with...Suggested
Baidu
Sunnyvale, CA1 day ago $121.9k - $195k
...The ideal candidate has a proven track record of delivering high-quality SystemVerilog RTL in advanced process nodes (5nm and below) and possesses a deep understanding of RTL Design, PPA optimization, clock domain crossing (CDC) analysis and Reset Domain crossing (RDC)...SuggestedFull timeLocal areaBroadcom
San Jose, CA1 day ago- ...Hybrid: 2-3 days onsite THE ROLE: The client is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface...Suggested
VIVA
Boxborough, MA22 hours ago - ...If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your...Suggested
Apple
Beaverton, OR3 days ago - ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing... ...SerDes Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol...Suggested
AMD
San Jose, CA4 days ago $123.1k - $196.9k
...semiconductor industry in order for our customers to ship production chips/products. You will join a best-in-class Digital team as a RTL Designer working in collaboration with an Analog team and product architects to develop Teradyne’s next generation large Mixed Signal...SuggestedFlexible hoursUniversal Robots
North Reading, MA4 days ago- ...Rtl Design Engineer Inabia is seeking an RTL Design Engineer for a fully remote 12-month contract engagement focused on custom silicon development. The ideal candidate will own the full micro-architecture and RTL design lifecycle for complex digital blocks, operating...SuggestedContract workRemote work
Inabia Software & Consulting
United States22 hours ago - ...backed by substantial investment and is focused on innovative ASIC design and AI-native EDA systems. Responsibilities: Design and verify digital logic for thermodynamic hardware. Write synthesizable RTL in SystemVerilog for various blocks. Author functional verification...Suggested
AnySilicon
Eastern, KY3 days ago $175k - $230k
...OpportunityQuadric is building a revolutionary new processor-based SoC architecture. As a Staff SoC RTL Engineer, you will get in on the ground floor as a key member of our chip design team, contributing across all stages of the SoC design and integration cycle. In this role,...SuggestedWork at officeLocal areaNight shiftQuadric
Burlingame, CA2 days ago$138k - $197k
Work on their own to create and review Compute subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.Work with design validation (DV) teams to create testplans...WorldwideGoogle
Sunnyvale, CA1 day ago- ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing... ...client, and gaming products. We are seeking an experienced VLSI RTL Design Engineer to join our team as a senior technical contributor...Night shift
AMD
Fort Collins, CO3 days ago $130k - $140k
...Building Practice I Human Capital Strategist I Carrier Guidance I Growth & Hiring Partner Job Overview: We are seeking a skilled RTL Design & Verification Engineer with strong experience in power profiling , low-power design , and automation . The ideal candidate...Full timeGlobex Digital
Sunnyvale, CA22 hours ago$2,000 per month
...Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class... ...the fastest growing industry in history. Job Summary As an RTL Engineer at Etched, you will be critical in ensuring that our AI...Work experience placementWork at officeRelocation packageThe Consensus
San Jose, CA3 days ago- ...RTL Design Engineer Job Location: San Francisco, CA Job Type: Full-Time / Contract Work Experience: Minimum 6+ years' experience, FPGA/ASIC RTL Design experience Skill Sets: Verilog, VHDL, RTL implementation, Linting, CDC, Synthesis/STA, video codec/processing...Full timeContract workWork experience placement
InterSources
San Francisco, CA4 days ago $200k - $250k
Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed...CyberCoders
Santa Clara, CA4 days ago- ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing... ...conception & planning to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation...
AMD
San Jose, CA1 day ago $100k
...looking for contributors of all seniorities.Tenstorrent is seeking a highly skilled Physical Design Engineer to drive the critical Die-to-Die (D2D) Physical Implementation from RTL to GDSII. This role demands deep expertise in full physical design flow with a specific...Permanent employmentRemote workTenstorrent
Santa Clara, CA4 days ago$163k - $236k
Work separately to create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.Work with architecture and power teams to...WorldwideGoogle
Sunnyvale, CA4 days ago- ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing... ...the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert — owning...
AMD
Fort Collins, CO2 days ago $164.47k - $311.89k
...solutions and many other applications. As part of our team, you will help design the next generation of high-performance microprocessors. We are looking for a skilled individual who is hands-on with RTL implementation for integer, floating point and reservation station...Full timeWork experience placementInternshipLocal areaImmediate startShift workIntel
Hillsboro, OR22 hours ago- ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure...
InterSources
Santa Clara, CA4 days ago - # RTL Design EngineerThe RTL is where the spec becomes silicon. You will write production-grade Verilog and SystemVerilog for Snowcap's superconducting digital chips and own every block end-to-end — code, lint, CDC, synthesis QoR, and the testbench scaffolding around it...Local areaRelocation package
Snowcap Compute
San Francisco, CA1 day ago - ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing... ...together, we’ll advance your career.THE ROLE:We are seeking an RTL Power Design Specialist to join our Security IP (SECIP) design team...
AMD
Austin, TX14 hours agonew - ...silicon IP provider, is seeking to hire a motivated full-time Senior Design engineer to join our PCIe, CXL IP design team. Candidates will... ...of the IPs in cutting edge FPGAs Qualifications RTL coding: Verilog / System Verilog Master's degree or PHD in Electrical...Full timeLocal areaRemote workFlexible hours3 days per week
PLDA
Hillsboro, OR22 hours ago
