Search Results: 8,205 vacancies

*Job Title: RTL Design Engineer - Senior (US)*Location: San Jose, CA *Duration: 12 months contract, Full-Time * Employment Type: W-2 Job Description: Microarchitecture development of IP subsystems Perform RTL design of...
Suggested
Full time
Contract work
Second job

US Tech Solutions

San Jose, CA
24 days ago
 ...ASIC/RTL Design Engineer Our client in Santa Clara, CA  is looking for hardworking, motivated talent to join their team.  Don’t wait… apply today! What's in it for you? ~60-65 Pay Rate ~ Onsite - 3x a week Santa Clara, CA ~ Contract  ~ Full time hours... 
Suggested
Weekly pay
Full time
Contract work

Experis

San Jose, CA
12 hours ago
 ...for AMDs graphics processor IP, resulting in no bugs in the final design.?? ? THE PERSON: ? Successful candidate will have an SOC/...  ...on several production tape-outs. Experience in Designing RTL block for an SOC. Experience in integrating ASIC IP into an SOC... 
Suggested

Advanced Micro Devices, Inc

San Jose, CA
2 days ago
 ...a transformative leap in AI system performance, ten years more advanced than existing technologies. Job Description: As an RTL design engineer, you will collaborate with architects and implementation leads to define and implement RTL modules as required. Emphasis... 
Suggested

Celestial AI

Santa Clara, CA
3 days ago
**RTL Design Engineer CPU & Server Platform** CAROUSEL_PARAGRAPH * No * Palo Alto, California * Software Engineering * R2115873 ** Share Job** mail_outlineGet future jobs matching this search or ** Job Description** **Business overview:** We are CPU... 
Suggested
Full time
Part time
Local area
Flexible hours

VMware, Inc.

Palo Alto, CA
3 days ago
 ...Job Title: Sr. ASIC/RTL Design Engineer Location: San Jose, CA (3 days onsite required) Pay Range: $60/hr. - $67/hr. DOE Job Duties: The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and AMD internal IPs... 
Suggested
Contract work

Experis

San Jose, CA
12 hours ago
 ...Dear Candidate, Hope you doing good !!! we are hiring for the RTL Design Engineer , If you are interested please share your updated resume at ****@*****.*** Experience - 5 - 20 years Execute on RTL design and coding for various... 
Suggested

Quest Global

San Jose, CA
2 days ago
 ...Range $50.64hr - $75.97hr The work will expose the designer to a number of IP including Client cores, Ethernet, DDR, DMA,...  ...leading-edge SoC s in advanced digital CMOS processes. RTL Design Engineers are expected contribute in all aspects of SoC... 
Suggested

CYNET SYSTEMS

San Jose, CA
2 days ago
Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible... 
Suggested

LanceSoft Inc

Santa Clara, CA
3 days ago
 ...Datacenter GPU chip development team at AMD Santa Clara in ASIC Physical Design domain. As a Director, you would be managing and leading a team...  ...AI/ML GPU products at AMD. The team is responsible for driving RTL to GDSII activity on leading edge process nodes, as well as... 
Suggested

Advanced Micro Devices, Inc

Santa Clara, CA
11 hours agonew
 ...ASIC/RTL Design Engineer - Senior (US) San Jose, CA 95124 3 days Onsite 12 Months Contract HM Notes: This is general SOC Design Engineer role. RTL Integration, coding exp required. Understanding interface of IP blocks required... 
Suggested
Contract work

ObjectWin Technology

San Jose, CA
3 days ago
 ...Position: CPU RTL Design Engineer, Location: Austin/Dallas, Texas / San Jose, CA Job Description: Drive the micro-architecture and design of a critical CPU block or multiple blocks Technical lead and supervise junior CPU RTL designers Explore high performance... 
Suggested

ACL Digital

San Jose, CA
1 day ago
**Server SOC RTL Design and Integration Engineer** Intel Santa Clara , CA 95050 **Job Description** Responsibilities include but are not limited to: * Oversees definition, design, verification, and documentation for SoC (System on a Chip) development * Determines... 
Suggested
Local area
Remote job

cis-ieee.org

Santa Clara, CA
4 days ago
 ...Responsibilities: THE ROLE: Do you want to be at the forefront of designing the next Epyc, Ryzen or Threadripper CPU? AMD is seeking an...  ...Experience must include a strong level of experience in Verilog RTL Development with industry tools in a CPU, GPU or devices of... 
Suggested

Advanced Micro Devices, Inc

Santa Clara, CA
1 day ago
 ...RTL ASIC Design Engineers with 8 to 15+ years of experience. No of Openings: 2 Sunnyvale, CA Job Description: 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must. Expertise in Verilog & System Verilog is a must. Experience in... 
Suggested

Wipro

Sunnyvale, CA
2 days ago
 ...collaborative, and inclusive of diverse perspectives. AMD together we advance_ Responsibilities: INFINITY FABRIC MICRO-ARCHITECT & RTL DESIGN ENGINEER T HE ROLE : As a member of the Infinity Fabric Architecture and RTL team, you will help build the next... 
Night shift

Advanced Micro Devices, Inc

Santa Clara, CA
11 hours agonew
 ...Job Title: RTL Design Engineer Senior Work Location: San Jose CA 95124 Duration: 12 Months Work Type: Contract Job Type: Hybrid JOB DUTIES: KEY RESPONSIBILITIES: Perform RTL design of digital components in Verilog.... 
Contract work

VeeRteq Solutions Inc.

San Jose, CA
9 days ago
 ...development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the...  ..., and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and... 
Relocation

Apple Inc.

Sunnyvale, CA
5 days ago
 ...memories, graphics processors, motherboard chip sets, and a variety of components used in consumer electronics goods. Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type:... 
Contract work

TekWissen LLC

Santa Clara, CA
22 days ago
 ...Duration: 12 Months Pay Rate: 55 - 90 / Hr. on W2 The Role: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC... 
Santa Clara, CA
22 days ago