Architecture - Lead Architect
TylSemi, Inc.
TylSemi, Inc. in San Jose, CA seeks a High-Speed IO Architect to own the PCIe/UCIe/Ethernet interface architecture and drive tape-out readiness across multi-die chiplet platforms.
You will define die-to-die integration, serdes-to-photonics interfaces, and SI budgets while collaborating with digital/analog teams and anchor customers to align product definitions with platform requirements.
#J-18808-Ljbffr TylSemi, Inc.
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Architecture - Lead Architect in San Jose, CA vacancy
$175k - $350k
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems TylSemi, Inc. San Jose, California, United States About this position About TylSemi, Inc. The... ...directly with the Head of Engineering, digital leads, and analog teams. You will also serve as the technical...SuggestedRemote workShift work- High-Speed IO Architect - PCIe/UCIe/Ethernet Subsystems The Role As the HSIO Architect, you will own the high-speed interface architecture across the various... ...directly with the Head of Engineering, digital leads, and analog teams. You will also serve as the technical...Suggested
- ...Intel Corporation seeks a Principal SerDes Architect to lead analog/mixed-signal IP design in Santa Clara. You will drive architecture, define high-speed IO PHYs, and mentor technical leaders across Intel. Expect collaboration with multiple teams to optimize performance...Suggested
- Arm is seeking a High-Speed I/O Architect in San Jose, California, to define and design innovative on-chip interconnect architectures for scalable... ...as architecting high-speed interconnect subsystems like PCIe and CXL and collaborating with various teams to optimize performance...Suggested
- TylSemi in San Jose is seeking a High-Speed IO Architect to lead the architecture of high-speed interfaces across... ...decisions on SerDes architecture and UCIe integrations while collaborating with... ..., including significant expertise in PCIe and UCIe standards, alongside a strong...Suggested
- ...of next generation IOs, high speed memory (LPDDRx, gDDRx,... ...candidate has experience leading others in technical... ...RESPONSIBLITIES:High Speed IO/DDR/die-to-die (d2d)/... ...System/Platform & SOC architects to translate system level... ...serial interfaces (PCIE, USB, …), parallel high...
- Job Overview:At Arm, the High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures... ...interconnect subsystems—including PCIe, CXL, and UA Link—and define coherent... ...architecture and core technology teams.Lead early architecture engagements with...Work at officeLocal areaShift work
$177k - $387k
...role focused on early-phase system integrity architecture exploration. The ideal candidate will define architectural strategies for high-speed memory and system interfaces, perform feasibility analysis, and model channel characteristics. Key qualifications include a...$164k - $264.5k
...looking for an experienced PCIe Subsystem Architect to help define and deliver high-performance I/O... ...ideal candidate is a high-speed interfaces architect with... ...Chiplet Interconnect Express (UCIe), Non-Volatile Memory Express (NVMe), Ethernet, and related datacenter connectivity...Work experience placementWork from homeQualcomm
Santa Clara, CA4 days ago$124k - $195.5k
...where everyone is inspired to do their best work.We're looking for a curious and driven Junior Interconnect Engineer to join our High-Speed Interconnect team onsite in Santa Clara, CA. This is a great opportunity to develop deep expertise in high-speed cable and connector...Full timeInternship- Qualcomm Technologies, Inc. is hiring a highly experienced Server IO specialist to architect and design end-to-end IO solutions, including PCIe and CXL technologies for datacenter SoCs. You will work with chip architects, IP design teams, and software stakeholders to optimize...
- Qualcomm is seeking a highly experienced Server IO specialist to architect and design end‑to‑end Server IO solutions, including PCIe, CXL, and emerging technologies for datacenter SoCs. The role involves collaboration with chip architects, IP design, performance and verification...
- ...Piper Companies is seeking a Principal Hardware Architect in the San Jose, CA area to lead architecture and design of high-speed, high-power networking boards and support ASIC bring-up. This onsite role calls for a senior electrical engineering leader who can guide complex...
- ...Qualcomm Technologies, Inc. seeks an experienced PCIe Subsystem Architect to define and deliver high-performance I/O architectures for next-generation... ...candidate will have deep expertise across PCIe, CXL, UCIe, NVMe, Ethernet and related datacenter connectivity standards,...
- ...Design Technologies provides high-performance, ultra-low... ...next generation of ultra high-speed SerDes IP at 448G and beyond... ...are seeking a Principal / Lead DSP & Systems Architect to own the architectural direction... ...8G), IEEE 802.3 high-speed Ethernet, and relevant optical...
$150k - $300k
Design Verification Architect TylSemi, Inc. San... ...IP — the IO, power delivery,... ...hardware. Low ego, high standards. We don... ...Verification Architect to lead the definition... ...coherency, high-speed interfaces, and... ...protocols (e.g., PCIe, DDR, Ethernet, CXL, UCIe) Experience building...Remote workShift work- Synopsys Inc in Sunnyvale is looking for an expert to develop Speed Adapter solutions that bridge high-speed I/O interfaces and facilitate system-level... ...specifications, enhancing the adoption of emerging protocols such as PCIe Gen7 and CXL 4.0. Your deep expertise in RTL design and...
$190k - $270k
CPO High Speed I/O and Photonics Design Architect Location: Sunnyvale, CA Base Pay Range $190,000.00/yr - $270,000.00/yr Job Description Define CPO product specifications and strategy with the design team to achieve low power, high density, low cost, and high reliability...- A leading technology company is seeking a CPO High Speed I/O and Photonics Design Architect in Sunnyvale, CA. This role involves defining product specifications and strategies for low power, high density CPO solutions, designing and analyzing systems, and ensuring optimal...
- ...design to join their Serdes Technology Group. The role focuses on high-performance electrical and optical transceivers, with... ...Ph.D. in Electrical Engineering or relevant experience in high-speed transceiver design, along with a capability for collaboration and...Visa sponsorship
$175k - $350k
We are seeking a SoC Architect to define and drive the architecture... ..., memory, and IO subsystems. Drive architecture... ...chiplet‑based systems (UCIe). Design memory subsystems... ...‑offs. Expertise in high‑speed IO protocols (UCIe, PCIe, Ethernet). Experience with performance...$202k - $344k
...pathfinding and architecture exploration for next-generation memory modules and form factors. The role requires deep expertise in high-speed layout, SI/PI co-design, and advanced PCB technologies, with the ability to influence architecture through layout-driven modeling...$272k - $431.25k
...NVIDIA Gruppe in Santa Clara is seeking a seasoned architect specializing in CPU/GPU systems. The role involves developing innovative high-performance architectures and enhancing memory systems with a focus on energy efficiency. Candidates should have 18+ years of experience...- ...NVIDIA seeks a senior CPU architect to design high-performance server-class processors, bridging architecture, RTL, and physical design. You will influence power delivery, regulation, di/dt, and thermal strategies across the full stack from software to process. With...
- ...generation of supercomputing, high-performance computing... ...an experienced SoC Architect to lead the architecture of... ..., memory, AI, high-speed I/O, power, clocking,... ...SerDes, DDR PHYs, PCIe/CXL PHYs, clocking subsystems... ...such as PCIe, CXL, Ethernet, USB, UCIe, DDR, LPDDR, HBM, and...
$220.92k - $311.89k
...community of innovation.Key Responsibilities- Lead architecture definition and development of next-generation high-speed IO PHYs with industry-leading PPA metrics -... ...with SerDes fundamentals - Familiarity with UCIe and PCIe specifications- Strong understanding of analog...Full timeLocal areaImmediate startShift work$220.2k - $330.4k
...team is developing High performance,... ...Signal Integrity Architect (individual contributor... .... You will lead the definition, analysis... ...of SI for high-speed interconnects... ...SerDes standards (PCIe, CXL, USB, Ethernet, etc.).Experience... ...buses (112Gbps+), UCIE, etc.Experience with...Work experience placementWork from home- Arm is seeking a SoC Architect in San Jose, CA to design scalable architectures for high‑volume silicon across mobile, automotive, datacenter, networking, and IoT. You will collaborate with cross‑functional teams to deliver production‑quality IP, optimize performance and...
- ...is building hardware for frontier intelligence and is seeking a Global Supply Manager to own sourcing and supplier strategy for high-speed interconnects, including cables, connectors, backplane interfaces, and optical/electrical data interconnect solutions. You will build...
- Maxonic Inc. seeks an experienced Hardware Design Architect to lead architecture, design and development of high‑performance tester platforms in Milpitas, CA. You... ...and manufacturing release, with emphasis on high‑speed interfaces, SI/PI, power delivery, and thermal #J...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Architecture - Lead Architect. Be the first to apply!
Related searches
- landscape architecture intern San Jose, CA
- architecture construction San Jose, CA
- director data architecture San Jose, CA
- head of architecture San Jose, CA
- director of architecture San Jose, CA
- director enterprise architecture San Jose, CA
- internship architecture San Jose, CA
- architecture San Jose, CA
- student intern architecture San Jose, CA
- architecture marketing San Jose, CA