Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA
$200k - $300kCyberCoders
Job Description
Job Description
Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA
Job Location: Los Altos, CA, or San Francisco, CA - hybrid
Compensation: $200K - $300K base DOE plus equity
Requirements: SoC Verification (Full-Chip & Block-Level), SystemVerilog / UVM, AMBA Protocols (CHI, AXI, APB), ARM, HPC / Edge AI SoC
We're a well-funded, stealth startup building a next-generation, end-to-end computing platform powered by a custom, high-performance edge SoC on an advanced process node. By integrating flagship compute IP into an industry-leading design, we are building the optimized silicon foundation for our software platform from the ground up.
We're building a tight-knit, experienced in-house team to drive engineering outcomes and partner with a Tier-1 ASIC design house through the process. As our Lead SoC Verification Engineer, you will help establish the verification and validation methodology for our end product.
Key Responsibilities
- Cross-functional reviews: Participate in microarchitecture and design reviews with the designers to better understand the design and help develop a comprehensive DV plan. Develop a detailed test bench and plan for the blocks you will be working on and have them reviewed with the design and SW teams.
- DV infrastructure development: Develop scalable test benches and libraries for block-level and full-chip-level verification. Ensure stimulus is portable across verification, emulation, and ASIC platforms. Implement a test harness to collect various coverage metrics and scoreboards to track progress through regressions.
- Full chip/Block level verification: Develop directed/constrained random/random test cases to fully stress the design and track discovered bugs.
- System Validation: Work closely with the validation team to use an emulation platform for accelerated verification and SW/HW co-development.
Qualifications
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field; advanced degree preferred.
- 10+ years of experience in verifying complex ASICs.
- Deep knowledge of industry-standard on-chip interconnect protocols (AMBA CHI/AXI/AXI-S/APB).
- Fluent in System verilog/System-C and UVM.
- Experience verifying designs with multiple power domains using UPF and industry-standard tools.
- Proven track record of taking products through first-pass silicon success.
Preferred Qualifications
- Experience with verifying multi-media SOCs.
- Experience working directly with Arm cores and subsystems.
- Experience with modeling and performance validation.
- Exposure to Silicon bring-up.
Benefits
- Medical/Dental/Vision benefits
- Vacation/PTO
- 401K
- Equity
- Flexible Work Arrangements
Salary
$200000 - $300000 USD per year$119.8k - $258k
...company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and... ...Design Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity...SuggestedFull time$120k - $250k
...ASIC/SOC Silicon Verification Engineer Mountain View, CA MatX's mission is to make the world's best... ...production silicon Experience with SystemVerilog, Python, C/C++, Bluespec and similar... ...verification methodologies such as UVM, assertion-based verification (ABV);...SuggestedFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$200k - $250k
...Job Description Job Description Principal Design Verification Engineer - PCIe / High-Speed SoC Job Title: Principal Design Verification Engineer - PCIe... ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog, UVM Position Overview We are seeking a...PrincipalOngoing contractLocal area- ...s part of the Design Verification Team , you will verify the... ...leading a team of verification engineers at a project level. Key... ...state-of-the-art multi-core SoCs. Scalability:... ...hands-on experience with SystemVerilog and UVM . Environment Building...Principal
$119.8k - $258k
...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves... ...and execute SoC and IP-level verification using SystemVerilog and UVM Verify UCIe , Ethernet MAC & PCS , and PCIe designs...SuggestedFull time- ...team developing state-of-the-art WiFi SoCs that power hundreds of millions of... ...through production. As a Wireless Radio Verification Engineer, you'll ensure first-time-right... ...knowledge of ASIC verification flows with SystemVerilog and UVM including testbench architecture,...Worldwide
$237k - $296k
...seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference... ...verification of our next-generation SoC. Responsibilities Drive end-to-... ...Verification Methodology: Leverage SystemVerilog/UVM for Coverage-Driven Verification (CDV...Full timeContract workTemporary workPart timeLocal areaShift workNight shift$120k - $275k
...seeking silicon micro-architects and design engineers to join our team as we create best-in-... .... * Experience validating complex SoCs, accelerators, or highly integrated... ...Cadence Palladium. * Experience with SystemVerilog, UVM, assertions, coverage, or waveform debug...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours- ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type:... ...Define and implement IP/SoC verification plans, build verification... ...design features. Utilize SystemVerilog (SV) and Universal Verification Methodology (UVM) for creating and executing...Full timeWork at office
$156k - $229k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...experience with design verification. ~ Experience with SystemVerilog. Preferred... ...Experience with three or more SoC projects/cycles. About... ...verification. Using your UVM and SystemVerilog coding...Full timeWorldwide$158.6k - $317.8k
...to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and... ...verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in SystemVerilog, UVM, and functional verification, along...PrincipalFull timeLocal areaImmediate startVisa sponsorshipRelocation package$143.3k
...are seeking experienced Design Verification Engineers to build the next generation... ...custom chip designs at the SOC level - integrate 3rd party IPs... ...using System Verilog and UVM - 8+ YOE in testbench development... ...g. Python. - Experience with AMBA protocols, for e.g. AHB/APB/...Local area- ...Title: Lead / Senior Verification engineer Location: San Jose, CA /... ...Rate: $Open Skills: UVM and System Verilog Requirement... ...of proven experience on ASIC / SoC / IP Verification. • Strong experience in SystemVerilog and UVM verification methodologies...
$120k - $225k
...Design Verification Engineer We're hiring experienced Design Verification Engineers to play a... ...Testbench development and execution using UVM or other advanced DV methodologies.... ...subsystems. ~ Understanding of Verilog, SystemVerilog, and UVM. ~ Proven track record of...- ...MatX is seeking silicon verification engineers to enhance the efficiency of AI models with cutting-edge silicon technology. The role involves driving verification processes from architecture to production, utilizing advanced methodologies, and requires a strong technical...Full time
$97.7k - $182.62k
...job poster from Capgemini Engineering About the Job You're Considering... ...-thinking team as a Design Verification Engineer, contributing to... ...advanced System-on-Chip (SoC) designs that integrate embedded... ...environments using SystemVerilog and UVM for IP and SoC designs. Develop...16 hoursFull timeLocal area- ...millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group... ...baseband modems and RF link controllers for Apple's SOCs, you'll craft highly reusable UVM verification environments that set the standard for...WorldwideNight shift
- ...you could accomplish. Design Verification Engineers at Apple are responsible for... ...of Apple's premier SOCs. This is a critical job within... ...& philosophy + Knowledge of SystemVerilog, digital simulation and debug... ...verification methodologies like UVM + Experience with C/C++, assembly...
- ...Senior Verification Engineer Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the... ...debug. Build reusable verification frameworks using SystemVerilog, UVM, Python and custom automation tooling. Collaborate with...
$135k - $155k
...ultimate goal of enabling human life on Mars. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX we’re... ...develop test harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP blocks...Permanent employmentTemporary workWorldwideWeekend work- ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal... ...this position: Synopsys/Cadence EDA Verifications tools (Preference: 5) SystemVerilog/UVM...
$139.9k - $274.8k
...Join to apply for the Principal Design Engineer role at Microsoft .... ...with the verification team to ensure the implementation... ...coding in Verilog/SystemVerilog, design verification... ..., testbenches, UVM, and coverage Experience... ...Machine Learning (ML) SoCs Working knowledge of...PrincipalFull timeWork at officeLocal areaWorldwide$158.6k - $317.8k
...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA... ...design of state-of-the-art multi-core SoCs Transforming the requirements from... ...understanding and experience with System Verilog, UVM In depth experience with writing a...PrincipalPermanent employment$138k - $317.8k
...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location... ...of state-of-the-art multi-core SoCs. Transforming the requirements from... ...Experience with System Verilog, UVM. Experience with writing a detailed...PrincipalPermanent employment- ...NVIDIA seeks a Principal Architect for SoC and System performance modelling to lead modeling, analysis and validation of cutting-edge architectures... ...teams to design, implement and test models, mentor engineers, and drive feature development. Candidates should have expert...PrincipalFull time
- ...Position : FPGA Design/Verification Engineer Location : Sunnyvale, CA Job duration... ...speed communication and system-on-chip (SOC) implemented on FPGA platforms. Experience... ..., high speed products. FPGA verification specialty with UVM experience...Remote workDay shift
$115k - $268k
...the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors... ...architecture. Preferred Skills and Qualifications: SystemVerilog verification development experience. Experience with UVM or similar methodologies for testbench...Full timeContract work- ...for an experienced digital and mixed-signal verification engineer who excels working in large complex systems... ...with verification of RNMs in mixed-signal / SoC verification Extensive digital verification background UVM expertise Verification (and ownership a plus...
$200k - $350k
...About the role Own block-level and SOC-level Performance verification and correlation, debug for our AI accelerator silicon. Work with chip-design and software teams driving DensityAI's AI accelerator program from first silicon through scale-out. What you'll do...H1bVisa sponsorshipWork visa$120k - $243k
...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.... ...~ Experience with Verilog/System Verilog ~ Proficient in UVM methodologies ~ Specman knowledge is a plus Knowledge...Work experience placementWork at officeLocal areaImmediate start
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal SoC Verification Engineer - SystemVerilog / UVM, AMBA. Be the first to apply!







