Senior SoC Verification Engineer — PCIe/UVM & IP (Sunnyvale)
$119.8k - $258kFull-time
Sintegra Inc.
A technology company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. The role involves collaboration with design and architecture teams to verify complex digital systems. The ideal candidate will have over 5 years of SoC Design Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity with a salary range between $119,800 and $258,000.
#J-18808-Ljbffr
Vacancy posted 2 hours ago
Similar jobs that could be interesting for youBased on the Senior SoC Verification Engineer — PCIe/UVM & IP (Sunnyvale) in Sunnyvale, CA vacancy
$120k - $190k
...A leading engineering firm in San Jose is seeking a Design Verification Engineer to verify SoC functional correctness and collaborate with cross-functional teams. The ideal candidate... ...of ARM architecture, and proficiency in UVM and C programming. This full-time, on-site...SeniorFull timeQuest Global
San Jose, CA2 hours ago- ...A leading semiconductor firm in San Jose is seeking a Design Verification Engineer responsible for verifying complex designs. The ideal candidate... ...and a strong grasp of verification methodologies like UVM. A Bachelor's degree with relevant experience is required. Competitive...SeniorFull time
Tara Technical Solutions (TTS)
San Jose, CA2 hours ago $141.3k - $226k
...A leading technology firm seeks an experienced engineer for its custom silicon division. Responsibilities include IP and subsystem verification for ASIC products, focusing on advanced methodologies such as UVM and System Verilog. Candidates should have a strong background...SeniorFull timeBroadcom
San Jose, CA2 hours ago$156k - $229k
...Copy link Google Sunnyvale, CA, USA Mid Experience... ...degree in Electrical Engineering, Computer Engineering,... ...with design verification. ~ Experience with SystemVerilog... ...with three or more SoC projects/cycles.... ...verification. Using your UVM and SystemVerilog...SeniorFull timeWorldwideGoogle Inc.
Sunnyvale, CA2 hours ago$119.8k - $258k
...looking for a Design Verification Engineer to support SoC-level verification of... ...high-speed and security IP. This role involves... ...SystemVerilog and UVM Verify UCIe , Ethernet MAC & PCS , and PCIe designs Support PCIe... ...Verification experience Seniority Level Mid-Senior level...SuggestedFull timeSintegra Inc.
Sunnyvale, CA2 hours ago- ...leading provider of SoC ASIC/FPGA and... ...ASIC RTL Design, UVM based verification, Emulation, FPGA... ...are looking for a Senior Design Verification... ...work onsite in Sunnyvale, CA. Responsibilities... ...plans for IP, subsystem, and SoC... ...collaborate with design engineers to resolve issues...Senior
Prodapt
Sunnyvale, CA3 days ago $200k - $300k
...looking for talented engineers and leaders who... ...next car. Senior ASIC Design Verification Engineer... ...aspects of digital SoC verification. You... ...Verilog, UVM, Python, TCL, C... ...Switching, TCP/IP, security, PCIe and other industry... ..., Google Cloud Sunnyvale, CA $156,000.00...SeniorFull timeFlexible hours$153.5k - $310.5k
Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement... ...(e.g., Ethernet, TCP/IP, USB, PCIe) or communication... ...experience with SystemVerilog and UVM (Universal Verification... ...prototyping and implementation. SoC (System-on-Chip) design...SeniorFull timeWork experience placementInternshipWork at officeLocal areaImmediate start2 days per week- ...AMD Design Verification Engineer What You Do At AMD Changes Everything... ...you will be part of a SOC team to drive and... ...support the next generation IP Maintain or improve... .../System Verilog, UVM, C/C++, Scripting languages... ...protocols such as AXI, AHB, PCIE, DDR etc. will be an...
Advanced Micro Devices , Inc.
San Jose, CA3 days ago $92k
...motivated Design Verification Engineer to join it in... ...Engineering team in Sunnyvale, CA. In this... ...ASICs and SoCs. You will work... ...SystemVerilog and UVM. Test Planning:... ...plans for complex IP blocks and... ...protocols (e.g., PCIe, CXL, DDR/LPDDR... ...communication with senior-level employees...Full timeLocal areaHcltech
Sunnyvale, CA3 days ago- ...for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful... ...level. You will help on UVM Testbench development, directed... ...models of analog IP. Develop testbench, test... ...experience on either one aspect (PCIe, Ethernet, HBM, GDDR,...Work at office
Baidu
Sunnyvale, CA3 days ago - ...seeking a high‑impact Design Verification Engineer with strong technical depth... ...efforts across IP, subsystem and SoC levels. You will work in a... ...Development Develop robust UVM‑based testbench architectures... ...RTL, testbench, interfaces (PCIe/DDR/Ethernet) and system interactions...Senior
Advanced Micro Devices , Inc.
Santa Clara, CA2 days ago $175k - $195k
...A technology company in San Jose seeks a Senior Emulation Validation Engineer to validate complex SoCs for AI connectivity and cloud infrastructure. The role requires... ..., expertise in high-speed protocols like PCIe, and proficiency in programming languages like C/C++...SeniorFull timeAstera Labs
San Jose, CA2 hours ago$138k - $317.8k
...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location... ...of state-of-the-art multi-core SoCs. Transforming the requirements from... .... Experience with System Verilog, UVM. Experience with writing a detailed...Permanent employment- ...Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara,... ...Months Rate: $Open Skills: UVM and System Verilog Requirement... ...years of proven experience on ASIC / SoC / IP Verification. • Strong experience in...Senior
- ...A leading technology firm is seeking an experienced engineer to develop and enhance PCIe/CXL AVIP and Virtual Bridge products. The ideal candidate... ...digital design, computer architecture, and system-level verification with substantial experience in protocols such as PCIe and...SeniorFull time
Cadence Design Systems, Inc.
San Jose, CA2 hours ago - ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite... ...: Define and implement IP/SoC verification plans, build... ...Universal Verification Methodology (UVM) for creating and executing testbenches...Full timeWork at office
Abode Tech Zone
Sunnyvale, CA1 day ago $97.7k - $182.62k
...poster from Capgemini Engineering About the Job You... ...team as a Design Verification Engineer,... ...System-on-Chip (SoC) designs that integrate... ...and UVM for IP and SoC designs.... ...experience, skills, seniority, performance, sales... ...0.00 2 weeks ago Sunnyvale, CA $114,000.00-$...16 hoursFull timeLocal areaCapgemini Engineering
Santa Clara, CA2 days ago$120k - $250k
...ASIC/SOC Silicon Verification Engineer Mountain View, CA MatX's mission is to make the world's best AI... ...advanced verification methodologies such as UVM, assertion-based verification (ABV);... ...- $175,000 - $362,500 + equity Senior Career - $250,000 - $475,000 + equity...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA2 days ago$200k - $400k
...Overview Senior Design Verification Engineer Job Summary We are seeking a Senior... ...next-generation AI SoC platforms. In this role... ...plans for IP, subsystem, and SoC-level... ...using SystemVerilog and UVM. Develop verification... ...protocols such as AXI, PCIe, DDR, CXL, Ethernet,...Permanent employmentTemporary workActalent
Santa Clara, CA2 days ago$142.6k - $206.5k
...for High-Speed Protocol IP development, which... ...and implementation, RTL verification, IP FPGA validation and... ...debugging. As Lead DV Engineer focusing on IP Verification... ...(Preferred - Ethernet/PCIe/CXL). Create... ...Verilog, System Verilog and UVM. ~7+ years with...SeniorLocal areaShift workAltera
San Jose, CA3 days ago$110 - $120 per hour
...A technology solutions provider is looking for a System Hardware Engineer to conduct new technology investigations in Sunnyvale, CA. This role involves reviewing designs, prototypes, and specifications, alongside supporting hardware development and providing training....SeniorHourly payFull timeIntelliswift - An LTTS Company
Sunnyvale, CA2 hours ago$170k - $196k
...A leading chip and silicon IP provider is seeking a Principal Verification Engineer in San Jose, CA. This full-time hybrid role involves leading verification strategies... ...have extensive experience in SystemVerilog and UVM, with a strong background in ASIC verification tools...Full timeOSI Engineering
San Jose, CA2 hours ago$2,000 per month
...staffed by leading engineers, Etched is redefining... ...are seeking a Design Verification Engineer to join our Interface IP DV team. You will... ...following IP subsystems: PCIe, Ethernet, CPU (arc/... ...and maintain UVM/SystemVerilog-based... ...with integration and SoC DV teams to validate...Work at officeRelocation package$110 - $120 per hour
...Job Title System Hardware Engineer, New Technology Investigation Location Onsite: Sunnyvale, CA Duration 12 Months Base Pay $110.... ...peripherals, including system-on-chip (SoC), support logic, microprocessors... ...display, interfaces (USB, MIPI, PCIE, SPI, I2C). Capable of designing...SeniorFull timeFlexible hoursIntelliswift - An LTTS Company
Sunnyvale, CA2 hours ago$154k - $286k
...of technology. The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a core... ...that enable customers to verify complex SoCs and systems at much higher speed and... ...of industry‑standard protocols, such as PCIe, CXL, Ethernet, USB, UCIe, and emerging...SeniorFull timeCadence Design Systems, Inc.
San Jose, CA2 hours ago- ...Altera is seeking a Principal NoC IP Micro‑Architect in San Jose, CA to... ...collaborate across architecture, design, verification, software, physical design, and... ...performance, area, and reliability. This senior role requires deep expertise in SoC interconnects, NoC fabrics,...Full timeNight shift
PVH (Tommy Hilfiger/Calvin Klein)
San Jose, CA1 hour ago - ...apply for the Design Verification Engineer role at Quest... ...functional correctness of SoC, contributing to a... ...in block/IP/sub‑system level verification... ...such as PCIe (preferably Gen‑6)... ...Experience coding UVM SoC/sub‑system level... ...transportation arrangements. Seniority Level Mid‑Senior...Full time
Quest Global
San Jose, CA2 hours ago - ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI... ...environments using System Verilog and UVM Create simulation infrastructure, including... ...of hands-on experience in ASIC or SoC verification ~ Strong proficiency...SeniorRemote workVisa sponsorship
4 Staffing Corp
San Jose, CA4 days ago $136k - $218.5k
...! We are now looking for a System Verification Engineer to join our Emulation division and... ...Estimation, SpeedBridges, Accelerated UVM Testbenches). Bring up GPUs, SOCs, Switch, NIC on emulation, root... ...verify High Speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc …. Low...WorldwideFlexible hoursNVIDIA
Santa Clara, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SoC Verification Engineer — PCIe/UVM & IP (Sunnyvale). Be the first to apply!
Related searches
- validation consultant Sunnyvale, CA
- computer system validation engineer Sunnyvale, CA
- asic verification engineer Sunnyvale, CA
- validation specialist Sunnyvale, CA
- soc design verification engineer Sunnyvale, CA
- verification engineer Sunnyvale, CA
- design verification engineer Sunnyvale, CA
- senior design verification engineer Sunnyvale, CA
- verification & validation engineer Sunnyvale, CA
- validation engineer Sunnyvale, CA