Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Design Verification Engineer

$200k - $300k

Ethernovia

Get AI-powered advice on this job and more exclusive features. About Ethernovia, Inc. Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we're inventing the future of automobile's communication! We are transforming automobiles' communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car's cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services. About Ethernovia, Inc. Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we're inventing the future of automobile's communication! We are transforming automobiles' communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car's cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services. Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds' leading technology investors, having secured $64m in Series A funding. (Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire). Our financial backers include Porsche SE, Qualcomm, AMD, and Western Digital Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025. January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com) September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm - Ethernovia Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news With talented employees on 4 continents, we have filed > 50 patents to date. Join Ethernovia's team to make a lasting impact on the future of mobility. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC Verification Engineer, you will be responsible for all aspects of digital SoC verification. You will work the architects, designers, and SW engineers to plan and execute verification and validation of advanced automotive communication semiconductors and systems. You will contribute to a positive, trusting, and cohesive working environment based on integrity and strong work ethics. This position is located in: San Jose, CA Key Qualifications: BS and/or MS in Electrical Engineering, Computer Science, or related field Minimum 10+ years of ASIC verification experience Strong understanding of ASIC verification fundamentals and industry standard methodologies Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++ Experience with the full verification flow, from spec to coverage analysis to gate level sim Debugging failures in simulation to root cause problems Self-motivated and able to work effectively both independently and in a team Additional Success Factors: Experience in any of the following areas: Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols) Video standards, protocols, processing Digital signal processing filters Third party IP (SerDes, controllers, processors, etc.) Modular and Reusable Testbench architecture Design for re-use of pre and post silicon tests and infrastructure Automation of testbench creation, tests, regression, or EDA tools Knowledge of SystemC and/or DPI Personal Skills: Excellent communication/documentation skills. Attention to details. Collaboration across multidisciplinary and international teams. What you'll get in return: Technology depth and breadth expansion that can't be found in a large company Opportunity to grow your career as the company grows Pre IPO stock options Cutting edge technology World class team Competitive base salary Flexible hours Medical, dental and vision insurance for employees Flexible vacation time to promote a healthy work-life balance Salary Range: The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $300,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits. Seniority level Seniority level Mid-Senior level Employment type Employment type Full-time Job function Job function Engineering and Information Technology Industries Technology, Information and Internet Referrals increase your chances of interviewing at Ethernovia by 2x Get notified about new Senior Design Verification Engineer jobs in San Jose, CA . Senior Design Verification and Methodology Engineer, Google Cloud Sunnyvale, CA $156,000.00-$229,000.00 3 weeks ago Mountain View, CA $119,800.00-$258,000.00 6 days ago Mountain View, CA $200,000.00-$275,000.00 1 week ago San Jose, CA $200,000.00-$230,000.00 21 hours ago San Jose, CA $180,950.00-$289,050.00 1 week ago Senior Design Verification Engineer, HW Compute Group Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Palo Alto, CA $170,000.00-$200,000.00 2 weeks ago Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Cupertino, CA $143,300.00-$247,600.00 2 weeks ago Senior System ASIC Engineer - Speed and Reliability Mountain View, CA $176,400.00-$319,720.00 1 week ago San Francisco Bay Area $200,000.00-$250,000.00 4 weeks ago Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team Sr. ASIC Design Verification Engineer - Lead, Amazon Leo Sunnyvale, CA $143,300.00-$247,600.00 1 day ago Senior Principal Design Verification Engineer We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI. #J-18808-Ljbffr Ethernovia

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer in San Jose, CA vacancy
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Senior
    Flexible hours

    Ethernovia

    San Jose, CA
    2 days ago
  •  ...Requirements Architect block and full-chip verification environments using HVLs and constrained...  ...RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for...  ...of FPGA prototype (pre-tapeout) and ASIC. Replicate silicon bugs in simulation environments... 
    Senior

    Mirafra Technologies

    San Jose, CA
    3 days ago
  • $168k - $336k

     ...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow...  ...skill‑based tools. Strong and relevant expertise with ASIC simulation tools and sophisticated verification methods.... 
    Senior
    Full time
    Local area
    Shift work

    Micron Technology

    San Jose, CA
    17 hours ago
  • $106.4k - $172.15k

     ...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability. You will define... 
    Suggested
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    17 hours ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    4 days ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa Sponsorship...  ...silicon. In this role, you'll partner closely with design, architecture, and software teams to validate complex... 
    Senior
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved... 
    Senior
    Work experience placement

    NVIDIA

    Santa Clara, CA
    5 days ago
  •  ...wide recognition, have assembled a world‑class engineering team and just closed a record funding round. They're hiring a verification engineer to help build their verification...  ...infrastructure and test cases in collaboration with the design team Debug failures, create and track issues... 
    Senior

    Platform Recruitment

    San Jose, CA
    3 days ago
  •  ...Role Highlights Perl Prompt Engineering UVM Regression Startup Electronics...  ..., and performance aspects of designs. The position requires...  ...collaboration with a team to achieve verification closure. Required...  ...of 8 years of experience in ASIC or a related field. Alternatively... 
    Senior
    Full time
    Night shift

    Towards AI, Inc.

    Mountain View, CA
    1 day ago
  • $142.6k - $206.5k

     ..., which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. Job Details As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying... 
    Senior
    Local area
    Shift work

    Altera

    San Jose, CA
    3 days ago
  •  ...Service Provider. Prodapt ASIC services is the...  ...on turnkey, Offshore design center (ODC) or staff...  ...RTL Design, UVM based verification, Emulation, FPGA based...  ...We are looking for a Senior Design Verification who...  ...collaborate with design engineers to resolve issues. Drive... 
    Senior

    Prodapt

    Sunnyvale, CA
    3 days ago
  •  ...diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $130k - $160k

     ...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. You’ll develop and execute verification plans, build scalable reusable testbenches, write SV‑UVM sequences, debug issues... 
    Senior

    Credo

    San Jose, CA
    3 days ago
  •  ...Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs. The ideal candidate brings hands‑on verification expertise... 
    Senior

    AMD

    Santa Clara, CA
    3 days ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team,...  ...the configuration, integration, and verification planning of Arm processor IP and... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    17 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation...  ...skills to bridge technical gaps between internal block owners and external ASIC/IP vendors #J-18808-Ljbffr... 
    Senior

    ACL Digital

    San Jose, CA
    3 days ago
  •  ...motivated and skilled FPGA Verification Engineer to join our dynamic team, working...  ...of complex FPGA designs, ensuring their functionality...  ...Strong understanding of FPGA, ASIC, RTL design principles and architectures...  ...(e.g., VHDL, Verilog). Seniority level Mid-Senior level... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    2 days ago
  • $97.7k - $182.62k

     ...job poster from Capgemini Engineering About the Job You're Considering...  ...forward-thinking team as a Design Verification Engineer, contributing to...  ..., experience, skills, seniority, performance, sales or revenue...  ...0-$260,000.00 6 months ago ASIC Design Verification Engineer... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    2 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet...  ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    5 days ago
  • $200k - $400k

     ...Overview Senior Design Verification Engineer Job Summary We are seeking a Senior Design Verification Engineer to help verify and deliver next-generation...  ..., Computer Science, or a related field. 7+ years of ASIC or SoC design verification experience. Strong expertise in... 
    Permanent employment
    Temporary work

    Actalent

    Santa Clara, CA
    2 days ago
  • $175k - $215k

     ...with many other teammates to ensure we design and optimize hardware and software for...  ...schedule and you will report to a Silicon Engineering Lead. Responsibilities Partner with...  ...specifications into comprehensive, scalable verification plans Drive the development of... 

    Waymo

    Mountain View, CA
    17 hours ago
  •  ...Principal Design Verification Engineer Bright Vision Technologies is a forward-thinking software development company dedicated to building innovative...  ...Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in... 
    Local area
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    3 days ago
  •  ...ASIC Verification Engineer Join a fast-growing, well-funded silicon, systems, and solutions company pioneering a new category of semiconductor...  ...Help develop test plan definition Micro-architecture design verification, RTL verification, and documentation Top-level... 

    InterSources

    San Jose, CA
    1 day ago
  • $158.6k - $317.8k

     ...we continue to grow, we're looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of...  ...Verification Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in... 
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    3 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Senior
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    3 days ago
  • $80 - $90 per hour

     ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...libraries like UVM • 10+years of ASIC design verification experience • Experience...  ...engineering/Electrical Engineering Seniority level Seniority level Not Applicable... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  • $95.9k - $126.28k

     ...Position: Design Verification Engineer III Job Description: Annual Hiring Range/Hourly Rate: $95,900.00 - $126,280.00 Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and... 
    Hourly pay
    Full time
    Work experience placement
    Work at office
    Remote work

    Arrow Electronics, Inc.

    Santa Clara, CA
    3 hours ago
  • $153.5k - $310.5k

    Senior Design Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and... 
    Senior
    Full time
    Work experience placement
    Internship
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    1 day ago
  • $110k - $170k

     ...memory solutions that will define the future of computing. Position Overview We are looking for a highly motivated ASIC Digital Design engineer with expertise in DFT, Synthesis, Power, and Timing analysis to support our hardware engineering team. As a member of... 
    Senior

    SK hynix memory solutions America Inc.

    San Jose, CA
    7 days ago
  •  ...technology takes more than great engineering-it takes a team of...  ...Job Description Senior FPGA Design Engineer position is your opportunity...  ...to work in design, verification, debug and system integration...  ...Architecture, Verification, ASIC Design and Software teams,... 
    Senior

    Axiado

    San Jose, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer. Be the first to apply!