Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Engineer 2

$105.5k - $213.5k
Full-time

Hewlett Packard Enterprise

ASIC Design Engineer 2This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

ASIC Design Engineer 2

Organization:

HPE is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At Juniper Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build world-class routers and switches.

Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.

As part of our fast-paced chip design group, you will become an expert in building high-speed ASICs, from specifications to final netlist. You can pick and choose where you want to work on – design/ verification or timing closure/PD. As you are getting started in your career, we will let you explore your passions here.

Open communications, empowerment, innovation, teamwork and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements and rewards.

Responsibilities:

  • You will start with a functional specification of a module and come up with a detailed micro-architecture specification – do not worry, you will have guidance from our senior engineers on how to go about this if you have not done this before.

  • RTL coding – we prefer you know System Verilog and have done several school/intern projects (coding to synthesis) using this language.

  • Write functional coverage/SVA (we will teach you how to do this if you haven’t done this before)

  • Timing closure – work with PD to identify timing paths and fix timing in RTL to meet the frequency target.

  • Debug issues in your block found by verification team.

  • Use state-of-the-art EDA tools for various design checks.

Recommended skills

  • Bachelor’s degree in Electrical Engineering required, Master’s strongly desired.

  • Strong analytical/ problem solving skills.

  • Should have taken courses for credit in digital logic design.

  • Strong coding skills in Verilog/System Verilog through courses and intern projects

  • Knowledge of Computer Architecture/networking protocols/machine learning through graduate level courses is a plus.

  • Excellent written and verbal communications skills is good to have.

  • Knowledge of Perl/Python is a plus

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

Job:

Engineering

Job Level:

TCP_02"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 105,500 - 213,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Engineer 2 in Sunnyvale, CA vacancy
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors...  ...see:Bachelors Degree in EE or CE or equivalent experience.2+ years of experience.Proficiency in SystemVerilog or... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $116k - $189.75k

     ...innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These products...  ...Engineering, Computer Engineering, or Computer Science.2+ years of relevant RTL design work experience.Strong in micro... 
    Suggested
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Softworld Inc Work Location: Santa Clara, CA (2-3 days in Office per week) THE ROLE:...  ...for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor...  ...libraries like UVM 10+years of ASIC design verification experience Experience... 
    Suggested
    Contract work
    Work at office
    2 days per week
    3 days per week

    Infobahn Softworld Inc

    Santa Clara, CA
    1 day ago
  • $80 - $90 per hour

    2 days ago Be among the first 25 applicants Infotree Global Solutions...  ...and own major portions of the design and implementation of blocks...  ...have proven track record of ASIC design on several production...  ...to develop clear and concise engineering documentation. Ability to... 
    Suggested
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    2 days ago
  • $138k - $198k

     ...verification of complex digital design blocks by understanding the...  ...specification and interacting with design engineers to identify important...  ...closure.Experience with 2 or more SoC projects/cycles.Experience...  ...using SystemVerilog/UVM for ASICs.Familiarity with ASIC standard... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes.Job SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $120k - $250k

     ...AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance...  ...or equivalentMinimum 8 years of industry experience in ASIC Physical DesignGreat interpersonal and communication... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...we advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first pass silicon success.THE PERSON:A successful... 

    AMD

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...world. This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great,... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    5 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...OverviewWe are seeking a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced ASIC solutions.... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $175k - $215k

     ...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most... 
    Full time
    Remote work

    Waymo

    Mountain View, CA
    3 days ago
  • $107.4k - $161.2k

     ...Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary: As a leading...  ...As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement... 
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $214.1k - $309.8k

     ...revolutionary solutions for data centers by designing some of the most complex chips being...  ...networking company in the world!Your Impact:As an ASIC Design Verification Leader, you will play...  ..., SystemVerilog, and UVM within the last 2-3 years.Prior experience with scripting... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    6 days ago
  •  ...ASIC RTL Design Engineer Responsible for microarchitecture and RTL design of high performance data processing chip. Micro-architecture definition, writing micro-architecture specifications. Write high performance and low power Verilog RTL, synthesis and timing closure... 

    InterSources

    Santa Clara, CA
    3 days ago
  •  ...Position: ASIC Design Engineer (eInfochips) Job Description: Role: Asic Design Engineer Location: Mountain View CA (Remote) Note: Seeking candidate with Fusion Compiler and Scripting experince. What candidate will Be Doing: Proficient in Verilog... 
    Full time
    Work at office
    Local area
    Remote work

    Arrow Electronics

    Mountain View, CA
    1 day ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You will lead architecture, logic design, verification, and documentation for advanced ASIC projects. Collaborate with cross-functional... 

    AMD

    Santa Clara, CA
    5 days ago
  •  ...Required - Mandatory) Interview Process: 1-2 Video Interviews Role Overview Client seeks a highly skilled FPGA Design Engineer to support an advanced R&D program. This role...  ...edge aerospace/defense environment, focusing on ASIC/FPGA design, DSP/RF systems, and high‑speed... 

    Elevateprimesolutions

    Sunnyvale, CA
    3 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  • AMD, in Santa Clara, CA, is seeking a Silicon Design Engineer to research, design, develop, and test electronic components and systems for semiconductor...  ...and RTL design, system simulation, and documentation for ASIC development. Under supervision, you will verify designs,... 

    AMD

    Santa Clara, CA
    5 days ago
  •  ...Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience / Background with DDR or...  ...Perl, and TCL is a plus Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified... 

    Infobahn Softworld Inc

    Santa Clara, CA
    1 day ago
  • Google in Mountain View, CA is seeking a Mid-level RTL Design Engineer to drive micro-architecture definition and IP integration for an ASIC/subsystem. You will code in RTL languages, perform complex simulations, and contribute to synthesis, timing, and power closure for... 

    Google

    Mountain View, CA
    1 day ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements... 
    Full time

    Talent Groups

    Sunnyvale, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology innovator, Qualcomm...  ...premium Snapdragon chip sets and is seeking Hardware Design engineers with solid ASIC design experience in San... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Engineer 2. Be the first to apply!