Principal Physical Design Engineer Lead High-Perf Chips
Delos Data
Delos Data is seeking a Principal Physical Design Engineer to join as an early member of the team in Silicon Valley. You will own complex physical implementations from floorplan through signoff, driving timing closure, power integrity, and robust PPA improvements. You will lead cross-functional collaboration with RTL, architecture, and packaging teams, shaping methodologies and flows for high-performance AI data center work. #J-18808-Ljbffr
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Principal Physical Design Engineer Lead High-Perf Chips in Palo Alto, CA vacancy
- ...Entrada Ventures in Palo Alto seeks a Principal Physical Design Engineer to join as an early member of our physical design team. You will own challenging physical implementation problems from floorplan through signoff, driving performance, power, and timing targets while...Principal
Entrada Ventures
Palo Alto, CA3 days ago - ...We’re looking for a Principal RFIC Design Engineer - Chip Lead to own top-level integration of our next-generation multi-channel beamformer ICs. You’ll... ..., block integration, top-level RF/analog performance, physical implementation, package interfaces, and tapeout readiness...Principal
Oso Semiconductor Inc.
Mountain View, CA4 days ago - ...Delos Data Inc, a California startup, seeks a Principal Physical Design Engineer to shape challenging physical implementation and drive performance,... ...will own complex blocks from floorplan through signoff and lead a hands-on PD team in a fast-paced environment. This...Principal
Delos Data Inc
Palo Alto, CA2 days ago - ...Tachyum is seeking a Physical Design Engineer in Sunnyvale, CA to drive PD for ultra‑high performance chips. You will collaborate with RTL teams, perform floor‑planning, routing, and timing closure, and contribute to clock and power integrity strategies. The role requires...Suggested
Tachyum
Sunnyvale, CA3 days ago - ...Apple Inc. in Cupertino, CA is seeking a senior professional to design and implement next-generation GPU PD flows. You will drive physical design from RTL to tapeout, coordinating with FE teams and leading place-and-route efforts to optimize performance, power and area....Suggested
Apple
Cupertino, CA20 hours ago $100k
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing... ...technologists have developed a high performance RISC-V CPU from... ...seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable...Permanent employmentTenstorrent
Santa Clara, CA7 days ago$163k - $236k
...Graphic Data System (RTL2GDS) implementation for high Power, Performance, and Area (PPA) designs.Manage full-chip level physical implementation.Define and implement... ...qualifications:Bachelor's degree in Electrical Engineering or equivalent practical experience.8 years of...WorldwideGoogle
Mountain View, CA7 days ago$160k - $275k
...efficiently as allowed by physics, bringing the world... ...silicon physical design engineers to join our team as we... ...-in-class silicon for high-performance and sustainable... ...key technologies in leading-edge process nodes.What... ...subsystems or subsets and/or chip-level Physical Design...Daily paidFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hoursMatX
Mountain View, CA6 days ago$180k - $260k
...We are looking for a Principal Physical Design Engineer to serve as an early member... ...implementation problems. ~ Lead timing closure across block... ...implementation strategies for high‑performance and physically... ...blocks or major portions of a chip through signoff. ~...Remote workDelos Data Inc
Palo Alto, CA2 days ago$237k - $296k
...Role Summary We are seeking a highly skilled Physical Design Engineer specializing in Power Integrity (PI)... ...ensure robust silicon performance, leading to a successful tapeout and production... ...resistance analysis Develop and support Chip-package-Co-Analysis (CPA) and Chip-...Full timeContract workTemporary workPart timeLocal areaShift workWatershed
Palo Alto, CA10 hours ago$160k - $275k
...efficiently as allowed by physics, bringing the world... ...silicon physical design engineers to join our team as we... ...-in-class silicon for high-performance and sustainable... ...key technologies in leading-edge process nodes.... ...subsystems or subsets and/or chip-level Physical Design...Daily paidFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hoursMatX Inc.
Mountain View, CA4 days ago- ...improving systems, starting with chip design. We are reinventing chip... ...superintelligence. ABOUT THE ROLE Physical design is where AI-driven... ...and real silicon, we need an engineer who knows every step of the... .... Deep expertise in high-performance compute silicon (...
Ricursive
Palo Alto, CA4 days ago $142.8k - $274.8k
...and Infrastructure Engineering (SCHIE) is the... ...on smart growth, high efficiency, and delivering... ...(AISiE) SoC Design Verification team... ...are looking for a Principal Design Verification... ...verification at the block, chip and system level,... ...national origin, physical or mental...PrincipalOngoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per weekMicrosoft
Mountain View, CA4 days ago- ...and interact with the physical world. We are starting... ...semiconductors where AI can design and create beyond human... ...silicon programs with leading semiconductor companies... ...block-level and full-chip physical implementation... ...experience. Experience with high-speed or low-power...
$168k - $264.5k
...world.We are looking for a physical design engineer to be a part of NVIDIA’s physical... ...As the cadence of NVIDIA’s chip cycle shortens, it poses new... ...in delivering industry’s leading chip hardware. This role provides... ...and flow development is highly preferredProven track record...Full timeRemote workNvidia
Santa Clara, CA8 days ago$136k - $218.5k
...today.The mixed-signal high-speed I/O group delivers innovative PHY designs that power the most powerful... ...includes PHY IPs and Chips for both copper and... .... degree in Electrical Engineering or equivalent experience... ...circuits. Knowledge of physical layer and communication...Full timeNvidia
Santa Clara, CA7 days ago$168k - $264.5k
We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over... ...design methodologies, flow automation, chip floorplan, power/clock distribution,... ...custom macro blocks such as RAMs, CAMs, high-speed IO drivers, PLLs.Confirmed prior...Full timeNvidia
Santa Clara, CA8 days ago$136k - $218.5k
...Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last... ...Master’s Degree in Electrical Engineering, Computer Engineering or... ...in processor or other related high-performance semiconductor designs...Full timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team!... ...to deliver a class leading high speed coherent interconnect... ...about NVIDIA's ultra-fast chip interconnect technology... ...including Data link layer and Physical layerExperience with...Full timeNvidia
Santa Clara, CA7 days ago$136k - $218.5k
...are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team.... ...:Drive physical design and timing of high-frequency and low-power NVIDIA CPUs,... ...level, cluster level, and/or full chip level.Help in driving frontend and backend...Full timeNvidia
Santa Clara, CA5 days ago- ...Tensordyne, a leading AI system solution company, specializes in high-performance, low-power generative AI inference... ...: Lead ASIC front-end physical design and engineering workflow development for generative... ...at both block and full-chip levels. Drive optimization...Full time
Anysilicon
Sunnyvale, CA20 hours ago - ...future. Whether you’re designing next-gen... ...breakthroughs, or bringing leading edge products to... ...generation AI and high-performance... ...to advanced-node physical design for complex... ...block, subsystem, and chip-level designs. Working... ..., and product engineering teams, you will help...
AMD
Santa Clara, CA8 days ago $213k - $287.5k
Annapurna Labs designs silicon and software that accelerates... .... Our custom chips, accelerators, and... ...looking for an ASIC Physical Design Engineer to help us trail-blaze... ...architectures, while ensuring high design quality and... ...in mentoring, leading, or managing more junior...Local areaFlexible hoursAmazon
Cupertino, CA5 days ago$175k - $280k
...ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience... ...space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been...Permanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA6 days ago$213k - $287.5k
...seeking an experienced Sr. Physical Design STA Engineer to build the next generation... ...product designed to deliver high performance at low cost. You... ...maintain flows for block and full-chip level static timing analysis... ...to team members and leads.• Provide guidance on how to...Full timeLocal areaFlexible hoursAmazon
Cupertino, CA6 days ago- ...Apple Inc. seeks a GPU Physical Verification Design Engineer in Santa Clara, CA. You will help realize complete physical design verification from... ...design and flow issues related to physical design, with hands‑on work on large chip integration and #J-18808-Ljbffr
Apple
Santa Clara, CA1 day ago $192k - $278k
..., timing closure, and physical signoff.Understand math... ...to achieve optimal design closure.Develop and improve... ...IR, and final signoff.Lead sub-chip execution and drive... ...mentorship to a small team of engineers to ensure on-schedule... ...unit (ALUs) into high-frequency, low-power...WorldwideGoogle
Sunnyvale, CA5 days ago$192k - $278k
Lead effort for timing constraint creation... ...and timing Engineering Change Order (ECO)... ...support, as well as chip implementation and... ...problems to Electronic Design Automation (EDA)... ...and DFT team for high quality integrations... ...Experience leading physical design or STA flow...Full timeWorldwideGoogle
Sunnyvale, CA7 days ago- ...Bolt Graphics, Inc. is looking for a Staff/Senior Staff Physical Design Engineer in Sunnyvale, CA. The role is critical in driving physical implementation in semiconductor design, focusing on achieving timing, power, and area targets. The ideal candidate will have...
Bolt Graphics, Inc.
Sunnyvale, CA3 days ago - ...Bolt Graphics in Sunnyvale, CA, is seeking a Staff / Senior Staff Physical Design Engineer to drive full-chip physical implementation from netlist to GDSII, targeting timing, power, and area targets for high-performance graphics processors. This on-site role requires 5...Work at office
Bolt Graphics
Sunnyvale, CA4 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Physical Design Engineer Lead High-Perf Chips. Be the first to apply!
Related searches
- engineering director Palo Alto, CA
- hotel chief engineer Palo Alto, CA
- principal network engineer Palo Alto, CA
- senior civil engineer project manager Palo Alto, CA
- principal engineer Palo Alto, CA
- principal developer Palo Alto, CA
- principal cloud engineer Palo Alto, CA
- senior principal engineer Palo Alto, CA
- chief engineer Palo Alto, CA
- general engineer Palo Alto, CA