ASIC Design Verification Engineer
$152.5k - $219.2kWebex Events (formerly Socio)
Meet The Team
Come join us and take part in shaping Cisco's revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world!
What You'll Do
As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary data center solutions. You'll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips. Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco's hardware platforms. You will:
- Participate in the ASIC design verification for Cisco high-end switching products.
- Perform end-to-end verification of design blocks and top-level.
- Develop simulation models, test plans, direct and random tests, code or functional coverage, multi-chip/system simulation, and performance analysis.
- Construct testbenches components like scoreboard, agents, sequencers, and monitors.
- Collaborate with the hardware, software designers, and vendors.
Minimum Qualifications
- Bachelor's degree in electrical/computer science/computer engineering/related degree and 5+ years of related experience or Master's in electrical/computer science/computer engineering/related degree and 3+ years of related experience, or PhD in electrical/computer science/computer engineering/related degree + 0 years of related experience.
- Prior experience in System Verilog and UVM.
- Prior experience with ASIC design and verification processes, debugging, methodology, and tools.
- Prior experience in verifying blocks/clusters or full chip level for ASIC.
Preferred Qualifications
- Experience with Linux, C/C++, and/or Python/Perl.
- Prior experience in emulation.
- Post-silicon lab bring-up experience.
- Experience in Networking.
- Experience with Formal verification.
- Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)
Why Cisco?
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
Message To Applicants Applying To Work In The U.S. And/Or Canada:
The starting salary range posted for this position is $152,500.00 to $219,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
- 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
- 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
- Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
- Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
- 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
- Additional paid time away may be requested to deal with critical or emergency issues for family members
- Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
- .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
- 1.5% of incentive target for each 1% of attainment between 50% and 75%;
- 1% of incentive target for each 1% of attainment between 75% and 100%; and
- Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$152,500.00 - $252,000.00
Non-Metro New York state & Washington state:
$135,800.00 - $224,400.00
* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
$152.5k - $219.2k
...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re... ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s...SuggestedFull timeTemporary workLocal areaFlexible hours$106.4k - $172.15k
...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection... .... Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking...SuggestedFull timeCasual workWork at office$200k - $300k
...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles...SuggestedFlexible hours$175k - $215k
...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most...SuggestedFull timeRemote work- ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure...Suggested
- ...Position: Design Verification Engineer Location: Milpitas, CA Contract Type: Contract & Fulltime Senior ASIC Verification Engineer We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough...Full timeContract work
$108k - $172.8k
...Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for...Local areaWorldwide- ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification...
- ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min...
- ...Have Skills: Solid minimum 8 + years Design Verification Experience Verification Experience... ..., self-motivative Design Verification Engineer to join our growing team. As a key... ...verification libraries like UVM ~10+years of ASIC design verification experience ~...
- ...Job Title: Design verification Engineer Location: San Jose CA (Complete Onsite) Contract: 10+ Months Experience range - 5 to 15 years... ...engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a Master's Degree in Electrical or...Contract workImmediate startNight shift
$105.65k - $149.15k
...About the Role Intel is seeking a New College Graduate Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute... ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry...Work experience placementInternshipLocal areaImmediate startShift work$138k - $317.8k
...create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer – UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes...Full timeLocal areaImmediate startVisa sponsorshipRelocation package$87.4k - $132k
...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet... ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification...Hourly payFull timeTemporary workWork experience placementWork at officeNight shift$168k - $336k
...JR101740 Senior Design Verification Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is... ...and skill‑based tools. Strong and relevant expertise with ASIC simulation tools and sophisticated verification methods. System...Full timeLocal areaRelocationShift work$164.47k - $311.89k
...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own... ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement...InternshipLocal areaImmediate startShift work- ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering... ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience...Full time
$150k - $160k
...Immediate need for a talented Senior Design Verification Engineer . This is a Fulltime opportunity with long-term potential and is located in... ...Requirements and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and...Full timeLocal areaImmediate start- ...ASIC Verification Engineer Join a fast-growing, well-funded silicon, systems, and solutions company pioneering a new category of semiconductor... ...Help develop test plan definition Micro-architecture design verification, RTL verification, and documentation Top-level...
- ...onsite at our Santa Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC... ...knowledge of verification methodologies such as UVM/OVM. Hands‑on ASIC‑SoC design verification tests and debug experience. Fluency...3 days per week
- ...Clara, CA headquarters 3 days per week. The role Senior Staff Design Verification Engineer What you will do We want to build a company and a culture... ...verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and debug experience. Fluency...3 days per week
- ...involved in the microarchitectural design and RTL implementation of... ...synthesis, timing analysis, verification, physical design integration,... .... Work closely with test engineers to implement design-for-test... ...Proven background experiences in ASIC design. Knowledge of industry...
$136k - $218.5k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is... .... The team collaborates with the front design team to understand the clocking requirements... ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved...Work experience placement$60k - $148.5k
...Job Title: Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building...Minimum wageLocal area- ...Job Description: Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of...Night shift
$72.59 - $92.59 per hour
...Onsite role Pay: $72.59/HR to $92.59/HR Job Description: We are seeking a skilled and proactive Design Verification Engineer to join our team. The ideal candidate will have a strong background in product design, from concept to production, with proven experience...- ...Design Verification Engineer Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking a Design Verification Engineer for one of our clients. Location: Santa Clara, CA – Onsite Job...
$184.7k - $324.8k
...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to...Relocation- ...Job Description Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed...Local area
$156.85k - $160k
...Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time J ob Duties: Collaborate with design and development teams to understand product...Permanent employmentFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Design Verification Engineer. Be the first to apply!
- product engineer San Jose, CA
- ic design engineer San Jose, CA
- semiconductor product engineer San Jose, CA
- rtl design engineer San Jose, CA
- director of product engineering San Jose, CA
- digital design engineer San Jose, CA
- product engineering manager San Jose, CA
- industrial design engineer San Jose, CA
- sr. product engineer San Jose, CA
- physical design engineer San Jose, CA


