Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC RTL Engineer

$167.7k - $245.2k

Cisco Systems

The application window is expected to close on: 12/24/2026Meet the Team: The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital worldYour Impact:You will be a key member of the Silicon One development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of chip architecture. Your primary focus will be to drive high-quality Design for Test (DFT) RTL, ensuring robust and reliable silicon solutions that meet Cisco’s standards for performance and innovation. This cross-functional teamwork is essential to delivering advanced networking silicon aligned with Cisco Silicon One’s scalable and flexible architecture.Minimum Qualifications:Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 8 years of experiencePrior experience in Verilog/System Verilog coding.Prior experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).Prior experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories.Preferred Qualifications:Prior experience with power optimization techniques , power intent (UPF), power estimation.Prior experience with DFT/MBIST is a plusPrior experience with post-silicon debugWhy Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by CiscoNon-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employeesExempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the nextAdditional paid time away may be requested to deal with critical or emergency issues for family membersOptional 10 paid days per full calendar year to volunteerFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:.75% of incentive target for each 1% of revenue attainment up to 50% of quota;1.5% of incentive target for each 1% of attainment between 50% and 75%;1% of incentive target for each 1% of attainment between 75% and 100%; andOnce performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.The applicable full salary ranges for this position, by specific state, are listed below:New York City Metro Area:$167,700.00 - $282,000.00Non-Metro New York state & Washington state:$149,100.00 - $250,900.00* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.Job SummaryJob number: 2028011Profession: Product and Engineering

Vacancy posted 23 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC RTL Engineer in San Jose, CA vacancy
  •  ...SiFive in Santa Clara, CA, is seeking a senior power analysis engineer to develop and deploy methodologies to measure...  ...infrastructure across architecture and RTL. The role requires high-level expertise in power benchmarking, ASIC power analysis, and HW/SW development,... 
    Senior

    SiFive

    Santa Clara, CA
    4 days ago
  •  ...Cisco Systems, Inc. is seeking a senior engineer for the Silicon One development organization to push high-quality DFT RTL and robust silicon solutions, collaborating with front-end RTL and backend physical design teams to align with Cisco's scalable architecture. The... 
    Senior

    Cisco

    San Jose, CA
    3 days ago
  •  ...cross-functional teams to drive high-quality Design for Test (DFT) RTL, ensuring robust silicon solutions that meet Cisco’s...  ...Qualifications: Bachelor's or Master's Degree in Electrical or Computer Engineering. At least 7 years of experience in relevant fields.... 
    Senior

    Anysilicon

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding...  ...: Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experience Prior experience... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    4 days ago
  •  ..., CA seeks a CPU Cache Coherent Interconnects Design Engineer to own the physical design of the on-chip interconnect...  ...Nvidia coherent interconnects and system-level caches, contribute to RTL design/verification, and navigate the ASIC flow with DFT/ECO #J-18808-Ljbffr... 
    Senior

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer in the Silicon One development organization. You will be a detail-oriented engineer with...  ...post-silicon validation. You will interact with teams across RTL, timing, and physical design while applying SDC debugging and... 
    Senior

    Cisco

    San Jose, CA
    1 day ago
  •  ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer to join the Silicon One development organization in San Jose. You will drive timing constraints, DFT/STA strategies, and work across RTL design, CDC/RDC, and verification efforts to enable successful post-silicon... 
    Senior

    Cisco

    San Jose, CA
    2 days ago
  • $167.7k - $245.2k

     ...In this role as a Post-Silicon Validation Engineer, you will be responsible for: Planning...  ...boot, initialization, and Power-On of ASICs. Working closely with design, verification...  .... Working closely with RTL, DFT, ATE, firmware, and system architecture... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to...  ...level.Collaborate with Cross-Functional Teams: Work closely with RTL, DFX, Clocks, and other teams to devise timing closure strategies... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $124k - $208.4k

     ...world. Come build with us! Role and Responsibilities As a Senior GPU RTL Design Engineer, you will contribute to the design and development of complex...  ..., power, and area (PPA). Experience with front-end ASIC design flows, including linting, synthesis, timing analysis... 
    Senior
    Hourly pay
    Full time
    Worldwide
    Relocation

    Samsung Electronics

    San Jose, CA
    3 days ago
  •  ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom...  ...implementation, and verification of complex ASICs. Develop RTL using SystemVerilog and perform synthesis.... 
    Senior

    Apple Inc.

    Cupertino, CA
    4 days ago
  • $2,500 per month

     ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Formal Verification Engineer to join our ASIC Design Verification team. You will drive...  .... You will work closely with architects, RTL designers, DV engineers, emulation teams,... 
    Senior
    Contract work
    Work at office
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...process technology adoption by joining NVIDIA's Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role, you will be responsible for integrating complex IPs and subsystems... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    We are now looking for a Senior ASIC Power Engineer!NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors...  ...fully verified, high performance, area and power efficient RTL to achieve design targetsYou will be working with... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High-...  ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is pivotal... 
    Senior

    CyberCoders

    Santa Clara, CA
    23 hours ago
  • $200k

     ...Role Overview We are looking for a Senior RTL Engineer to help build Velaura’s next-generationPhysical AI SoC. In this role, you will work closely with architects, performancemodelers, software engineers, verification engineers, and physical design teams totransform... 
    Senior
    Flexible hours
    Night shift

    Velaura

    Santa Clara, CA
    4 days ago
  •  ...ContractPosted: 2026-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer...  ...BIST, and logic BIST, using Siemens Tessent tools for RTL and gate netlist DFT implementation. Generate and deliver... 
    Senior
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Experis

    San Jose, CA
    2 days ago
  • $167.7k - $245.2k

     ...future of the digital world. Your Impact Drives the definition, architecture and design and verification of high performance ASICs Owns complex or multiple functional areas Develops reusable code for future projects Creates re-usable code Debugs at ASIC... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    4 days ago
  •  ...Apple Inc. in Santa Clara, CA is seeking a CPU Power Engineer to join a team focused on power budgeting, analysis, and recovery opportunities at the cross-section of micro-architecture, RTL and physical design. You will analyze and estimate power impact of new micro-architectural... 
    Senior

    Apple

    Santa Clara, CA
    1 day ago
  •  ...Advanced Micro Devices, Inc. (AMD) is seeking a Senior Silicon Design Engineer to research, design, develop, and test electronic components and ASICs for semiconductor manufacturing. The...  ...defining architectures, front-end RTL, and transitioning to physical design, with... 
    Senior

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and...  ...multiple products. This role is ideal for an RTL compose or pre-silicon verification engineer who... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $145k - $234.5k

     ...Senior ASIC Design Verification Engineer (Hardware) Senior ASIC Design Verification Engineer (Hardware) Direct message the job poster from Palo Alto Networks...  ...114,000.00-$166,000.00 3 days ago Senior ASIC FrontEnd (RTL) Design Engineer Senior Mechanical Design Verification... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  •  ...and debug methodology, and mentor junior engineers in verification methodology. • Own verification...  ...five years of professional experience in ASIC or SoC functional verification. •...  ...control and datapath logic, including RTL and system-level debug. Preferred... 
    Senior
    Night shift

    Advanced Technology Innovation Corp.

    Cupertino, CA
    14 days ago
  •  ...Sintegra Inc. in Santa Clara is seeking a Senior Engineer with deep expertise in Clock Domain Crossing (CDC) analysis and RTL Synthesis to drive robust signoff for complex SoCs on advanced nodes. The role requires hands-on experience with multiple tapeouts, strong scripting... 
    Senior

    Sintegra Inc.

    Santa Clara, CA
    3 days ago
  •  ...A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions... 
    Senior

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $138k - $206k

     ...this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML...  ...+ years of experience in front-end design methodology involving RTL development for complex control and data path IPsExperience in designing... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    2 days ago
  •  ...Blue Origin is seeking an ASIC Verification Engineer to lead verification planning for complex ASIC/SoC blocks. You will develop advanced UVM environments, reference models, scoreboards, and coverage plans, turning architectures into verifiable testbenches. Collaboration... 
    Senior

    Blue Origin

    Cupertino, CA
    1 day ago
  • $138k - $206k

     ...this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML...  ...in alignment with our Flexible Work policy.What You’ll DoDevelop RTL (Verilog/SystemVerilog) for the IO die, integrating UCIe, PCIe,... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...accelerate time-to-market for future silicon.Work with Front-end RTL teams, backend physical design teams to understand chip...  ...verification. Minimum Qualifications​Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...SiMa.ai, Inc. in San Jose, CA is seeking a Principal ASIC Design Engineer to own complex RTL blocks from concept through silicon bring-up. The role emphasizes hands-on Verilog/SystemVerilog, block-level optimization, and collaboration with verification, physical design... 

    SiMa.ai, Inc.

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC RTL Engineer. Be the first to apply!