Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal RFIC Design Engineer

Oso Semiconductor Inc.

About Oso Semiconductor Oso Semiconductor is an early‑stage fabless semiconductor company developing next‑generation mmWave beamforming technology. Founded by UC Berkeley PhDs, our proprietary RFIC architecture delivers 2–4x power reduction for phased array systems across satellite communication (SATCOM), 5G, and radar. We’ve raised Series A funding, secured our first defense and commercial customers, and are preparing to scale the team 3×. The Role We’re looking for a Staff RFIC Design Engineer to join the core design team. You’ll design, simulate, and validate mmWave front‑end circuit blocks for our next‑generation beamformer chips—including LNAs, PAs, phase shifters, VGAs, and complete transceiver signal chains. This is a senior technical role with significant design ownership. You’ll work directly with the founding engineers, contribute to architecture decisions, and see your designs go from schematic to silicon to customer products. Responsibilities Design mmWave front‑end circuit blocks (PAs, LNAs, phase shifters, VGAs, mixers) in advanced CMOS or RFSOI (SiGe and III‑V processes are a plus). Perform transistor‑level schematic design, simulation, and optimization using Cadence Virtuoso (Spectre, ADE). Conduct full‑custom IC layout or direct layout engineers, ensuring DRC/LVS‑clean designs at mmWave frequencies. Perform post‑layout extraction and EM simulation (Ansys HFSS, EMX, ADS Momentum) to validate performance through parasitics. Collaborate on chip‑level architecture and system partitioning for multi‑channel beamformer ICs. Support silicon bring‑up, bench characterization, and debugging of fabricated chips. Contribute to tapeout preparation, design reviews, and documentation. Mentor junior RFIC designers and contribute to a culture of technical excellence. Required Qualifications MS + 5 years industry experience or PhD + 2 years industry experience in Electrical Engineering with a focus on RF/mmWave IC design. Demonstrated expertise in at least two of: PA, LNA, phase shifter, VGA, mixer, or frequency multiplier design at mmWave frequencies. Expert proficiency with Cadence EDA suite (Virtuoso, ADE, and Layout) and EM simulation tools (Ansys HFSS, EMX, or ADS Momentum). Experience with at least one full tapeout cycle: schematic to layout to fabrication to bring‑up to characterization. Strong understanding of mmWave transmission line theory, matching networks, and on‑chip passive design. Track record of published work or shipped products demonstrating circuit design excellence. Preferred Qualifications Experience with phased array or multi‑channel beamformer IC design. Background in SATCOM, 5G NR FR2, or automotive radar mmWave applications. Experience in SOI nodes with high resistivity substrates. Familiar with system‑level RF specs: EVM, P1dB, noise figure, IP3, EIRP, and G/T. Experience in a startup or small‑team environment with high design ownership. Strong communication skills and ability to present design tradeoffs clearly. Why Oso Semi? Design ownership: You own blocks from concept to silicon. Small team: Your voice matters in every architecture decision. Cutting‑edge process: Advanced nodes for mmWave—the hardest corner of IC design. Meaningful equity: Competitive stock option grant. Early engineers capture real value. UC Berkeley DNA: Founded by PhDs published in IEEE conferences and journals. First Principles Innovation: Multiple patents providing 2‑4x reductions in power. Established Traction: Signed multi‑year, high‑volume customer agreements in defense and commercial markets (SATCOM, radar, and 5G). What We Offer Equity: Stock option grant with 4‑year vesting and 1‑year cliff. Medical, Dental & Vision: Comprehensive health coverage with employer‑sponsored medical, dental, and vision plans. Hybrid Schedule: Monday–Wednesday in office. Time Off: Unlimited PTO. 401(k): Employer‑matched retirement plan. Parental Leave: Equal parental leave for all parents. Team Culture: Regular team lunches, events, and celebrations. Life Insurance: Company‑paid life insurance. FSA & HSA: Flexible spending and health savings account options available. Commuter Benefits: Pre‑tax transit and parking benefits. Oso Semiconductor is an equal opportunity employer. We consider all qualified applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other protected characteristic. #J-18808-Ljbffr

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Principal RFIC Design Engineer in Mountain View, CA vacancy
  •  ...technology. Founded by UC Berkeley PhDs, our proprietary RFIC architecture delivers 2–4x power reduction for phased array...  ...preparing to scale the team 3X. The Role We’re looking for a Principal RFIC Design Engineer to join the core design team. You’ll design, simulate, and... 
    Principal
    Work at office
    Flexible hours

    Oso Semiconductor

    Mountain View, CA
    2 days ago
  • $145.8k

     ...Job Description ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the design of high performance analog and mixed-signal circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation... 
    Principal
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    3 days ago
  • $170k - $235k

     ...developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. RF FRONT-END MODULE DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Sunnyvale, CA
    3 days ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud... 
    Principal
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    2 days ago
  •  ...growth, and empowered to do meaningful work alongside others who take the craft seriously. About The Role We are seeking a Principal Power Design Engineer to own the design, implementation, and validation of the power delivery systems that support our high‑performance AI... 
    Principal
    Remote work

    Delos Data

    Palo Alto, CA
    3 days ago
  • $139.9k - $274.8k

    A leading technology company is seeking a Principal Design Engineer to join the AI Silicon Engineering team. This role focuses on the design and development of high-performance digital logic for cloud infrastructure. Candidates must have a strong background in digital design... 
    Principal

    Microsoft

    Mountain View, CA
    1 day ago
  • Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems Determines architecture and logic design, design...  ...leadership and provide guidance to new college-grad/junior engineers and interns Benefits Subsidized health insurance, retirement programs... 
    Principal
    Work experience placement
    Flexible hours

    HP Enterprise

    Sunnyvale, CA
    2 days ago
  • $174k - $352.5k

    This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office. Who We Are...  .... Job Description SoC Top-Level & block-level Physical Design Engineer Responsibilities Implement physical design at the large SoC... 
    Principal
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  • $174k - $352.5k

    This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office. Who We...  ...Show leadership and provide guidance to new college-grad/junior engineers and interns. Recommended Skills Bachelor’s degree in... 
    Principal
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    3 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal

    ACL Digital

    San Jose, CA
    2 days ago
  • $192.6k - $337.1k

    It all started when engineer Fred Luddy wrote code that automated a tedious task for his coworker, Phyllis. She cried tears of joy. That...  .... Job Description Role Summary We are seeking a hands‑on Principal Infrastructure Architect & Engineer to lead the technical integrations... 
    Principal
    Work at office
    Immediate start
    Remote work
    Flexible hours

    ServiceNow

    Mountain View, CA
    3 days ago
  • $142k - $222k

     ...Develop hardware solutions to be integrated into common platform designs including processors, high speed serial interfaces, NPUs, FPGAs...  ...with design, software/firmware, mechanical and thermal engineers. Lead the design of DC-DC switch-mode power supplies and component... 
    Principal
    Night shift

    Celestica

    San Jose, CA
    2 days ago
  • $248.4k

     ...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership capabilities to build complex system designs for Configuration, Security, Processor, Memory and High‑Speed interfaces based on application requirements. The individual... 
    Principal
    Night shift

    Lattice Semiconductor

    San Jose, CA
    2 days ago
  • $200k - $351k

     ...State/Province: California City: San Jose General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code: SPR-ENG-DSGN Summary Thank you for checking us out! If... 
    Principal
    Local area

    Celestica

    San Jose, CA
    5 days ago
  •  ...Cadence Cadence is a pivotal leader in electronic design, building upon more than 30years of computational software expertise. The...  ...Position Requirements / Qualifications BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Principal

    Cadence Inc

    San Jose, CA
    2 days ago
  • $202k - $251k

     ...progress. The company invented the world’s first 3D‑stacked photonics engine, Passage™, capable of connecting thousands to millions of...  ...hardware portfolio. You will collaborate with cross‑functional teams (design, foundry, packaging, test, validation, reliability) to optimize... 
    Principal
    Full time
    Temporary work
    Flexible hours

    Lightmatter

    Mountain View, CA
    1 day ago
  • $190k - $270k

     ...Detailed Description AI Architecture & Development: Lead the hands‑on design and coding of RAG (Retrieval‑Augmented Generation) architectures and agentic workflows. Build systems that allow hardware engineers to "query" complex design rules and legacy data with high... 
    Principal
    Temporary work
    For contractors
    Work at office
    Shift work
    Night shift

    Celestica

    San Jose, CA
    5 days ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential... 
    Principal
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    4 days ago
  •  ...next-generation AI-enabled solutions to empower semiconductor design engineers with a 10x productivity boost through specialized generative...  ...integration with high-performance EDA engines. Job Title Principal ASIC Design Engineer Role Overview We are seeking a Principal... 
    Principal
    Flexible hours

    Cognichip

    Redwood City, CA
    3 days ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips...  ...include project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 
    Principal

    Macpower Digital Assets Edge

    Santa Clara, CA
    1 day ago
  • $138k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we're looking for a skilled Principal Design Verification Engineer - UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes... 
    Principal
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    2 days ago
  • $182k - $273k

    Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative...  ...Identify schematic or layout problems and work closely with engineering teams to address them. Work on multiple projects across... 
    Principal
    Local area

    Ampere

    Santa Clara, CA
    3 days ago
  • $231.44k - $282.88k

     ...learning, automotive, data center, mobile, and consumer chip design. With SiFive, the future of RISC‑V has no limits. SiFive...  ...time. Job Description The Role SiFive is looking for a principal‑level hardware engineer to design industry‑leading CPU and interconnect IP,... 
    Principal
    Night shift

    SiFive

    Santa Clara, CA
    3 days ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will architect and develop advanced verification environments, create comprehensive test plans, and collaborate with cross-... 
    Principal

    Veriipro

    Santa Clara, CA
    3 days ago
  • $180k - $230k

    Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC)remote type: Onsitelocations: San Jose, CAtime type: Full timeposted on: Posted 30+ Days Agojob requisition id: R-529Monolithic Power Systems, Inc. (MPS) is one of the fastest growing... 
    Principal
    Remote work
    Worldwide

    Monolithic Power Systems

    San Jose, CA
    5 days ago
  • Job Listings DV Engineer - IP Verification Location: Santa Clara, CA - 100% Remote. Responsibilities: Verify complex internal IP blocks...  ..., and custom logic within SoC environments. Electrical Design Engineer - SoC Systems Responsibilities: Apply scientific methodologies... 
    Principal
    Contract work
    Remote work

    SiTime

    Santa Clara, CA
    3 days ago
  •  ...billions in capex — is being erected on a grid that was not designed for it. Design margins have compressed from 30% to 10-15%....  ...schedulers consume directly. The role We are hiring a Principal Product Engineer to own the engineering side of the roadmap for the cloud platform... 
    Principal

    Verdigris Technologies

    Palo Alto, CA
    3 days ago
  •  ...debugging hardware issues and validating performance against design specifications. • RF Characterization: Utilize lab...  ...anomalies. • Cross-functional Collaboration: Work closely with RFIC Design and System Engineering teams to define board requirements and provide feedback... 

    The Norland Group

    San Jose, CA
    1 day ago
  • A leading recruitment agency is looking for a (Mid/Sr/Staff/Princ) Layout Design Engineer (SerDes) located in California. The role involves key contributions to advanced mixed-signal layout for SERDES and other functionalities in various products. Candidates should have... 

    Thrive Recruitment Agency

    Sunnyvale, CA
    3 days ago
  • Linuxconfig, located in Mountain View, CA, is seeking a Senior Engineer, HIL Design, Hardware Integration & Test Automation. This pivotal role focuses on hardware design and lab automation to validate automotive systems. The ideal candidate will have extensive experience... 

    Linuxconfig

    Mountain View, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal RFIC Design Engineer. Be the first to apply!