Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Physical Design Engineer, PnR

$129.3k - $194.7k

Apple Oakbrook

SoC Physical Design Engineer, PnR

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC utilizing innovative process technology.

In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include:

  • Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.
  • Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.
  • Timing, physical and electrical verification, and driving the signoff closure for the partitions.
  • Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.

Minimum Qualifications:

  • Minimum BS with 0+ years experience
  • Basic understanding of logic gates.

Preferred Qualifications:

  • Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
  • Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
  • Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the SoC Physical Design Engineer, PnR in San Jose, CA vacancy
  • $100k

     ...seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation...  ...OCC/MBIST).What we needExecute synthesis, PNR, and STA for assigned partitions of a complex... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...as part of the X-Chip SoC Full-Chip Integration team. This...  ...contribute to the development of physical design methodologies and...  ...Master's degree in electrical engineering or related field with minimum... 
    Suggested
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Suggested
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    12 hours ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...our customers change the world.Custom SoCs (System on Chip) live at the heart of...  .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer, STA/Timing Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could... 
    Suggested
    Relocation

    Apple

    San Jose, CA
    4 days ago
  •  ...deliver the next groundbreaking Apple product! As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical analysis and...  ...As a senior member of our SoC physical design team, you will be performing various electrical analyses... 

    Apple

    San Jose, CA
    2 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...-on engineer with deep expertise in SOC/ASIC physical design and a track record...  ...with proven experience in synthesis, PnR, and timing closure on taped-out designs... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules...  ....Experience in System-on-Chip (SoC) design and implementation.Expertise in... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding...  ...of graphics processors and SOCs.Key responsibility includes developing...  ...Solid understanding of standard industry PnR tools and analysis tools, Capable of... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...cloud, and AI. Whether you’re designing next-gen processors, enabling...  ...design verification engineer to join our growing team. As...  ...contributor, you will be part of a SOC team to drive and improve AMD...  ...medical condition, mental or physical disability, national origin,... 

    AMD

    San Jose, CA
    1 day ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips.Contribute...  ...'s degree in Electrical Engineering, Computer Engineering,...  ...Experience with Synopsys/Cadence PnR tools and backend flows (e.g....  ...subchip level place and route for SoC or with multiple-cycles of... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $141.91k - $232.19k

     ...The Role and ImpactJoin Intel's distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development of cutting...  ...design methodologies, including timing/power convergence and physical implementation.Preferred QualificationsCandidates with the... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    12 hours ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a physical design engineer... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  •  ...involved in the microarchitectural design and RTL implementation of Adaptive SoC and FPGA configuration system. THE...  ..., timing analysis, verification, physical design integration, and post-silicon...  ...coverage.Work closely with test engineers to implement design-for-test (DFT)... 

    AMD

    San Jose, CA
    1 day ago
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU...  ...aggressive schedules.What We Need8+ years of top-level SOC physical design experience on complex, multi-million gate designs... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $120k - $250k

     ...mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    3 days ago
  • $170k - $220k

    Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting... 
    Local area

    Affinity Executive Search

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ...for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation...  ...: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog...  ..., firmware/driver teams (ARM), and physical design to resolve verification issues... 

    CyberCoders

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to...  ...high-frequency and low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level.Help... 
    Full time

    Nvidia

    Santa Clara, CA
    12 hours ago
  • $150.98k - $218.62k

     ...global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs...  ...seeking a talented and experienced Staff Design Verification Engineer to help develop next-generation eFPGA technology and the SoCs that integrate it. This role is ideal for... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want...  ...physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build...  ...advanced ASICs, and partnering with experts in ASIC design, Physical design, CAD, Package Design, Software, DFT, and more. Our ASICs... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors...  ...previously possible. They are seeking an experienced Senior SoC/ASIC Physical Design Engineer to take the lead on chip... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    12 hours ago
  •  ...Title : Physical Design Engineer Duration: Full time Location: Mountain View C Job Description: We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power-Performance-Area (PPA) optimization, and timing convergence... 
    Full time

    Apolis

    Santa Clara, CA
    17 hours ago
  • $150k - $170k

     ...eInfochips (An Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years...  ...signoff (DRC, LVS, STA, EMIR). Own and drive PnR execution and closure at both block and top levels... 
    Full time
    Temporary work
    Work at office

    Einfochips

    San Jose, CA
    12 hours ago
  •  ...Overview: Job Title: Senior Physical Design Engineer Location: San Jose ,CA - Onsite Experience level: 8-10 years Candidate Roles...  ...Responsibilities •Perform RTL to GDSII tasks such Synthesis, PnR, CTS, Statis Timing Analysis, Physical verification and... 

    r2 Technologies, Inc.

    San Jose, CA
    5 days ago
  • $256.05k - $361.48k

     ...delivering exceptional products and delighting our customers.The Physical Design Integration Engineer performs physical design implementation of custom CPU...  ....ResponsibilitiesThe team is responsible for all SoC level physical design and optimization flows ranging from... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $154.68k - $231.7k

     ...development of advanced and highly complex SoCs, from architecture and design all the way through layout,...  ...and production ramp up.The SubSystem Physical Implementation Center of Excellence...  ...hardening Working with Senior and Junior engineers to deliver reference floorplan,... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    12 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Physical Design Engineer, PnR. Be the first to apply!