Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Physical Design Engineer, PnR

$129.3k - $194.7k

Apple Oakbrook

SoC Physical Design Engineer, PnR

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC utilizing innovative process technology.

In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include:

  • Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.
  • Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.
  • Timing, physical and electrical verification, and driving the signoff closure for the partitions.
  • Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.

Minimum Qualifications:

  • Minimum BS with 0+ years experience
  • Basic understanding of logic gates.

Preferred Qualifications:

  • Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
  • Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
  • Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the SoC Physical Design Engineer, PnR in San Jose, CA vacancy
  • $100k

     ...seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation...  ...OCC/MBIST).What we needExecute synthesis, PNR, and STA for assigned partitions of a complex... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer - Power Delivery Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products...  ...TCL/Python). Understanding of industry standard tools for PNR, Voltage Drop Analysis, STA & Layout Verification.... 
    Suggested
    Relocation

    Apple Inc.

    San Jose, CA
    1 day ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  ...our customers change the world.Custom SoCs (System on Chip) live at the heart of...  .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies... 
    Suggested
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    5 days ago
  • Qualcomm Technologies, Inc. is seeking experienced Physical Design Engineers to contribute to cutting-edge SoC and ASIC projects across AI, mobile, automotive, data center and more. You will participate in floorplanning, CTS, low-power techniques, timing analysis, and automated... 
    Suggested

    Qualcomm

    Santa Clara, CA
    2 days ago
  • Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross... 
    Suggested

    QUALCOMM, Inc.

    Santa Clara, CA
    3 days ago
  • Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing... 

    QUALCOMM, Inc.

    Santa Clara, CA
    15 hours ago
  • Position:Physical Design Engineer II (eInfochips Inc)Job Description:What You'll Be Doing:Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules...  ....Experience in System-on-Chip (SoC) design and implementation.Expertise in... 
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    6 days ago
  • $100k

     ...seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the...  ...Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on high...  ...PD tooling, begin synthesis and PnR of CPU partitions, and start developing... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...-on engineer with deep expertise in SOC/ASIC physical design and a track record...  ...with proven experience in synthesis, PnR, and timing closure on taped-out designs... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $207k - $230k

     ...Discover more at As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a...  ...ownership across design stages (Synthesis/PnR/ STA/Signoff) , deep technical...  ...ensuring robust signoff across complex SoCs or sub-systems. Identify RTL issues... 
    Flexible hours

    Astera Labs

    San Jose, CA
    1 day ago
  • $170k - $230k

     ...Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    1 day ago
  • SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago
  • $105.65k - $149.15k

     ...this role you will be part for the Server SoC Design Validation team, working on next-...  ...architects, RTL developers, post-silicon, and physical design teams to improve verification of...  ...in electrical or computer science, Engineering or related field.Related coursework/technical... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  •  ...cloud, and AI. Whether you’re designing next-gen processors, enabling...  ...design verification engineer to join our growing team. As...  ...contributor, you will be part of a SOC team to drive and improve AMD...  ...medical condition, mental or physical disability, national origin,... 

    AMD

    San Jose, CA
    5 days ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  •  ...Physical Design Methodology CAD Engineer Do you love creating elegant solutions to highly complex challenges?...  ...efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services...  ...on knowledge of industry standard PNR tools. Expertise in analysis... 

    Apple Inc.

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence in the correctness... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    1 day ago
  • $160k - $275k

     ...mission is to make the world’s best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance... 
    Daily paid
    Full time
    Work experience placement
    Work at office
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $100k

     ...seniorities.Tenstorrent is looking for a mid- to senior-level Physical Design Engineer with a strong background in static timing analysis (STA). In...  ...for automation and flow development; experience with SPICE, PNR, placement, CTS, routing, post-route optimization, DFT, or... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 days ago
  • $100k

     ...seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU...  ...aggressive schedules.What We Need8+ years of top-level SOC physical design experience on complex, multi-million gate designs... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a physical design engineer... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    6 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build...  ...advanced ASICs, and partnering with experts in ASIC design, Physical design, CAD, Package Design, Software, DFT, and more. Our ASICs... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $138k - $206k

     ...global leader whose innovative designs are pushing the boundaries of what...  ...both hardware and software engineers to identify and address the unique...  ...policy.What You’ll DoOwn the physical implementation of memory-centric computing IP and SoC partitions from RTL netlist to... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    5 days ago
  • $164.47k - $232.19k

     ...better brings. We work every single day to design and manufacture silicon products that...  ...wonderful.The Role and Impact:As a GPU Physical Design Engineer, you will play a critical role in the...  ...physical design challenges, including SoC integration and timing closure.Background... 
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want...  ...physical design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level, with... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    7 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling AI...  ...lead and contribute to advanced-node physical design for complex ASIC and SoC products, driving implementation,...  ...RTL, CAD, technology, and product engineering teams, you will help deliver high-... 

    AMD

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...impact on the world.We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team. If you want to...  ...high-frequency and low-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/or full chip level.Help... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $168k - $264.5k

     ...can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team...  ...for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    6 days ago
  • $150.98k - $218.62k

     ...global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs...  ...seeking a talented and experienced Staff Design Verification Engineer to help develop next-generation eFPGA technology and the SoCs that integrate it. This role is ideal for... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Physical Design Engineer, PnR. Be the first to apply!