Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Remote ASIC Design Lead: CDC/RDC & RTL Expert

Trilyon, Inc.

Milpitas, CA
  • Remote job

Trilyon, Inc. is seeking an ASIC Engineering Technical Lead to manage and implement robust RTL development with a focus on CDC/RDC methodology. The ideal candidate will have at least 10 years of experience in the field, contributing to the success of a leading multinational corporation. This position is remote and offers a 6-month contract with potential for extension. Candidates should possess a Bachelor's or Master's degree in Electrical Engineering and a deep understanding of CDC/RDC concepts. #J-18808-Ljbffr Trilyon, Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Remote ASIC Design Lead: CDC/RDC & RTL Expert in Milpitas, CA vacancy
  • A technology company is seeking a senior-level Lead ASIC RTL Design Engineer to develop high-performance silicon components for advanced compute...  ...degree in Electrical/Computer Engineering. The position is remote, based in the U.S., and does not offer visa sponsorship. #J-... 
    Remote job

    10xTalents

    San Francisco, CA
    1 day ago
  • $220k - $250k

     ...the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development...  ..., and technical execution for complex ASIC/SoC programs. This role combines deep...  ...Timing (setup/hold, STA correlation) CDC/RDC methodologies Reset strategies and clocking... 
    Suggested

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • Randstad USA in Reading, MA is seeking an Advanced ASIC Design Lead to own the full physical implementation from RTL to GDSII for complex ASICs. You will guide PD strategy, mentor engineers, and drive first-pass silicon quality on advanced nodes. The role offers hybrid... 
    Suggested
    Work from home
    Relocation
    Relocation package

    Randstad USA

    North Reading, MA
    3 days ago
  • Teradyne is seeking an Advanced ASIC Physical Design Lead in North Reading, MA. The successful candidate will lead a team to execute RTL-to-GDSII for complex ASICs, ensuring high-quality deliverables. This role requires over 10 years of physical design experience, strong... 
    Suggested

    Teradyne

    North Reading, MA
    1 day ago
  • $250k - $280k

    Eridu AI, a Silicon Valley-based hardware startup, seeks a hands‑on ASIC Chip Design Lead to own RTL, micro‑architecture, and full‑chip integration from spec to signoff in a fast‑paced environment in Saratoga, CA. You will drive RTL development in Verilog/SystemVerilog... 
    Suggested

    Eridu AI

    Saratoga, CA
    10 hours ago
  • $240k - $280k

    Job Summary Seeking an Advanced ASIC Design Lead for a high growth semiconductor capital equipment...  ...own the entire physical implementation (RTL-to-GDSII) of complex ASICs. Working...  ...checking (LEC), clock domain crossing checks (CDC), and static timing analysis (STA).... 
    Permanent employment
    Temporary work
    Work experience placement
    Work from home
    Relocation package

    Randstad USA

    North Reading, MA
    3 days ago
  •  ...an experienced engineer to develop logic designs and RTL coding for SoC systems. This position demands 7+ years of experience in ASIC/SoC development, working closely with verification...  ...role is hybrid, allowing flexibility with remote work, while the total compensation... 
    Remote work

    Intel

    Santa Clara, CA
    1 day ago
  • A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • $192.3k - $307.6k

    Advanced ASIC Physical Design Lead (Teradyne, North Reading, MA) Date: Apr 16, 2026 Location: North Reading...  ...leadership role, you will own RTL-to-GDSII execution for complex ASICs, working...  ...(LEC), clock domain crossing checks (CDC), and static timing analysis (STA) Support... 
    Flexible hours

    Teradyne

    North Reading, MA
    4 days ago
  •  ...Inc is looking for a Principal Digital Design Engineer to lead the architectural development of complex...  ...microarchitecture definition through RTL development and silicon bring-up. The ideal...  ..., WA, or Chandler, AZ, with potential remote flexibility for exceptional candidates.... 
    Remote work
    3 days per week

    Powerlattice Technologies Inc

    California, MO
    1 day ago
  • Notice Design Lead (Fully Remote) Business-staffing-of-america-inc Published 3 months ago Headquarters: San Francisco, CA We are seeking a Notice Content Migration & Redesign Specialist with expertise in OpenText Exstream to support the migration of taxpayer correspondence... 
    Remote job

    Elea Ecuador

    San Francisco, CA
    1 day ago
  • $250k - $280k

     ...proposition have been widely validated by leading hyperscalers. Eridu has raised over $200...  ...Overview We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro...  ...lead: you will personally drive RTL and micro-architecture while providing execution... 
    Full time

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • A leading chiplet startup in San Francisco is seeking a...  ...Staff / Principal Physical Design Engineer to innovate and...  ...of cutting-edge ASICs. This role offers the opportunity...  ...entire design flow from RTL to GDSII while working with a team of experts. Candidates should have... 

    Eliyan

    San Francisco, CA
    19 hours ago
  • Eliyan Corporation is seeking a Sr Staff / Principal Physical Design Engineer in San Francisco to lead end-to-end ASIC physical design at an early-stage startup. You will drive IP blocks from RTL to GDSII, manage timing, power, and signoff, and optimize flows with a cross... 

    Eliyan Corporation

    San Francisco, CA
    19 hours ago
  •  ...Lead ASIC RTL Design Engineer San Francisco, California, United States Lead ASIC RTL Design...  ...Engineer Lead ASIC RTL Design Engineer — Remote (U.S.) - No visa sponsorship Role...  ...front-end design tools and flows (linting, CDC analysis, synthesis, timing analysis,... 
    Remote work
    Visa sponsorship

    4 Staffing Corp

    United States
    19 hours ago
  • A semiconductor design company based in Chicago is seeking a Design Verification Engineer to ensure the functional correctness and reliability...  ...environments using SystemVerilog/UVM, and performing RTL debugging. The ideal candidate holds a relevant degree and has strong... 

    Emonics LLC

    Chicago, IL
    4 days ago
  • A Silicon Valley hardware startup is seeking an ASIC Chip Design Lead to drive chip design execution from micro-architecture through full-chip integration. This technical role requires hands-on RTL development, managing cross-functional design teams, and ensuring timing... 

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $192k - $279k

     .... 10 years of experience with physical design and leading full‑chip or massively intricate subchip...  ...route, and timing closure) for high‑speed ASICs in advanced process nodes. Experience...  ...needs. Manage the full design cycle from RTL to GDSII, including critical sign‑off... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • A leading staffing company is seeking a Design Verification Engineer with over 10 years of experience in ASIC/IP/SoC verification. The role involves defining verification strategies for...  ...offers full-time employment and is remote within the United States. Candidates should... 
    Remote job
    Full time

    RAPS Consulting Inc

    Edison, NJ
    10 hours ago
  • Jobtailor seeks an experienced Physical Design Engineer to lead fullchip floorplanning and hierarchical implementation across cutting‑edge nanos. You will collaborate with RTL, DFT, and EDA vendors to optimize performance, power, and die size while advancing signoff methodologies... 

    Jobtailor

    California, MO
    3 days ago
  • Quest Global is seeking a highly experienced engineer for digital design projects, focusing on RTL coding and SOC leadership. Candidates should have a Bachelor's/Master's degree in Electronics/Electrical Engineering and over 10 years of industry experience. Responsibilities... 

    Quest Global

    Austin, TX
    1 day ago
  • $308.05k - $431.27k

    Ladders is seeking a Sr Principal ASIC Design Engineer - Terawave to join a leader in Aerospace & Defense. You will drive end-to-end design and verification, translate complex requirements into practical solutions, and influence architecture and execution quality to enable... 

    Ladders

    San Francisco, CA
    1 day ago
  • Jobtailor seeks a senior RTL design lead to spearhead SoC RTL development for HBM logic die, including partitioning, IP integration, and convergence across multiple teams. You will translate architectural specs into robust RTL, oversee clocking, power, and system-level... 

    Jobtailor

    California, MO
    3 days ago
  • $136k - $218.5k

    NVIDIA is seeking a Senior LPU ASIC Engineer based in North Carolina to contribute to innovative LPU chip design. In this role, you will have full-flow ownership, guiding designs from synthesis to tapeout and optimizing power, performance, and area. Successful applicants... 

    NVIDIA

    Raleigh, NC
    1 day ago
  • Micron Technology, Inc is looking for a Principal RTL Design Engineer in Boise, Idaho, to lead the full RTL design lifecycle for DRAM digital and mixed-signal IP. This role involves owning the design from specification to silicon-ready signoff, delivering high-performance... 

    Micron Technology, Inc

    Boise, ID
    19 hours ago
  • Micron Technology, Inc. is seeking a Director of Custom HBM Design and Architecture to lead a team in developing next-generation HBM SoC for AI and ML...  ...lifecycle, from hardware/software interaction analysis to RTL design and integration, ensuring the delivery of high-... 

    Micron Technology, Inc.

    Richardson, TX
    3 days ago
  • $192k - $279k

     ...years of experience in physical design, including custom structured...  ...impacts on dense structures. Expert-level scripting versatility (Tcl...  ...’s TPU technology. You will lead the design of critical custom...  ...blocks, driving execution from RTL to GDSII, and manage the full... 

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $192k - $279k

    Google is seeking an experienced physical design lead to guide the implementation of high-performance silicon solutions in Sunnyvale, California...  ...power efficiency. Your role will encompass oversight from the RTL level to GDSII, collaborating with internal teams and external... 

    Google

    Sunnyvale, CA
    1 day ago
  • $183k - $271k

     ...technical field, or equivalent practical experience. ~8 years of experience in ASIC physical design and methodologies in advanced process nodes. ~ Experience leading teams through RTL to GDS physical design processes with experience of each phase. ~ Experience driving... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...in San Francisco seeks a NuLink PHY IO Architect to lead the architecture definition of cutting-edge ASICs. You will work with a cross-functional team to create...  ...in ASIC architecture with a focus on protocol design and validation. Excellent benefits and a vibrant work... 

    Eliyan Corporation

    San Francisco, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Remote ASIC Design Lead: CDC/RDC & RTL Expert. Be the first to apply!