Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Package Design Manager

$143.8k - $230k

Front Door Defense

ASIC Package Design Manager Lead ASIC flip‑chip‑BGA package design programs across global engineering teams to meet schedule goals consistently. Location: San Jose, California, United States Compensation: $143,800 - 230,000 USD / year Job Tags: Product About The Role Broadcom is seeking an experienced IC Package Design Manager to lead a team of engineers designing complex flip‑chip‑BGA packages for industry‑leading ASICs with high‑speed SerDes and very high‑performance power delivery needs. Job Description You will be part of a worldwide R&D team developing high-performance package designs for ASICs for artificial intelligence (AI), networking, high-performance computing (HPC), and 5G base stations. These designs include SerDes at 448G and higher, 5G RF/Microwave ADC/DAC, HBM, DDR5 and more. In this role, you will support and develop the engineering team, as well as contribute to technical methodologies and project management. Responsibilities Understand the skill sets and traits of each team member, in order to maximize productivity and retention. Project Management: Create and track project plans for 20+ concurrent designs (scope, schedules, resources). Organize team and customer activities to keep projects on track. Communicate plans, status, next steps and risks. Create technical methodologies for package design. Steer package technology and design rules, with input from team members. Customer, vendor, and cross‑functional collaboration. Education, Experience & Requirements Preferred candidates have previous experience managing people and projects. BSEE/MSEE or similar field and 12+ years of experience in flip‑chip‑BGA package design, including high‑speed SerDes, with a minimum of 3 years in management. Knowledge of package‑level signal integrity and power integrity, to apply to package designs. Cooperate with our world‑wide team (multiple time zones), including co‑design with internal team members and external vendors. Self‑management and organization skills. Technical understanding related to package design, including life‑cycle, substrate and package integration in ASIC design and manufacturing flows. Design data creation and usage (.mcm, package spreadsheet, POD, lid, substrate drawings). DFx trade‑offs (manufacturability, reliability, supply assurance, SI/PI, etc). Layout, SI/PI extractions and simulations. Automation code development. Mechanical & thermal modeling. Project Management. New Business Quotes. Other Requirements This job requires working on‑site at the Broadcom office, five days a week. This is not a remote‑work position. Occasional travel may be required. Compensation and Benefits The annual base salary range for this position is USD 143,800.00 to USD 230,000.00. As a valued member of our team, you’ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company’s growth. All subject to relevant plan documents and award agreements. Broadcom offers a competitive and comprehensive benefits package: medical, dental and vision plans, 401(K) participation with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence. #J-18808-Ljbffr Front Door Defense

Vacancy posted 16 hours ago
Similar jobs that could be interesting for youBased on the ASIC Package Design Manager in San Jose, CA vacancy
  • $143.8k - $230k

    Broadcom is seeking an experienced IC Package Design Manager to lead a team of engineers designing complex flip‑chip‑BGA packages for industry‑leading ASICs with high‑speed SerDes and very high‑power delivery needs. The role is part of a worldwide R&D team developing high... 
    Suggested
    Work at office
    Local area
    Worldwide

    Broadcom Inc.

    San Jose, CA
    5 days ago
  • Broadcom is seeking an experienced IC Package Design Manager to lead a team of engineers designing flip‑chip‑BGA packages for ASICs with high‑speed SerDes and high‑power needs. The role sits in a worldwide R&D group developing high‑performance package designs for AI, networking... 
    Suggested
    Worldwide

    Broadcom Inc.

    San Jose, CA
    5 days ago
  • Netpreme is seeking experienced Senior ASIC Designers to lead RTL design across IPs, subsystems, and SOCs for cutting-edge AI/data center applications. The role emphasizes technical leadership, architecture definition, and collaboration across architecture, verification... 
    Suggested

    Netpreme

    Santa Clara, CA
    4 days ago
  • $250k - $280k

     ...industry-first innovations across silicon, packaging, software, and systems to deliver an...  ...Overview We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from...  ...expressly instructed not to contact hiring managers, employees, or executives regarding open... 
    Suggested
    Full time

    Eridu Corporation

    Saratoga, CA
    2 days ago
  • $186.9k - $267.7k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $270k - $340k

     ...SambaNova Systems is looking for a Director of ASIC Design Verification to own end to end...  ...genuine depth in verification, not just management of it. You'll be the technical authority...  ...offers a competitive total rewards package, including the base salary, plus equity... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Socket.dev

    San Jose, CA
    16 hours ago
  • $200.55k - $322.25k

    Job Description Mediatek is seeking a visionary manager or director to join our US team for Advanced Packaging Development. In this strategic role, you will lead...  ...technologies. Collaborate closely with IP, ASIC design, package design, Signal Integrity (SI), Power Integrity... 
    Temporary work

    MediaTek

    San Jose, CA
    2 days ago
  • Broadcom is seeking an experienced IC Package Design Manager to lead a world‑class team of engineers designing high‑speed flip‑chip‑BGA packages for AI, networking, HPC, and 5G applications. You will guide technical methodologies, project management, and cross‑functional... 

    Front Door Defense

    San Jose, CA
    16 hours ago
  • NVIDIA AI is seeking engineers to develop software and tools that automate SoC design and build flows, boosting ASIC engineering efficiency. You will collaborate with design and verification teams and EDA vendors to implement high-speed design methodologies. The role requires... 

    NVIDIA AI

    Santa Clara, CA
    5 days ago
  • $192k - $278k

     ...performance, power, and area (PPA) tradeoffs to achieve optimal design closure.Develop and improve advanced physical design methodologies...  ...optimizing PPA across complex arithmetic pipeline structures. Manage different PNR tools - synopsys fusion compiler, cadence (Innovus... 
    Worldwide

    Google

    Sunnyvale, CA
    5 days ago
  •  ...shape the future of AI and beyond. Together, we advance your career. THE ROLE:As a Design Verification Engineer Lead in the AECG Group, you will help bring to life cutting-edge FPGA and ASIC solutions for a broad range of customers. As a member of the front-end design and... 

    AMD

    San Jose, CA
    5 days ago
  • $240k - $333k

    Design, build, and scale constrained-random verification environments using SystemVerilog and UVM for high-speed physical-layer DSP blocks...  ...and its integration within AI/ML-driven systems. As an ASIC Design Verification Technical Lead, you will define how Google verifies... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    5 days ago
  • $136k - $218.5k

    NVIDIA is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs. In this role, you will be doing unit...  ...working across many NVIDIA teams from software, to architecture, design, methodology, and more. The GPU is used in applications from consumer... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...resilience and efficiency, and real-time platform management. Our technology protects the world’s most...  ...test plan definition Micro-architecture design verification, RTL verification, and...  ...teams throughout various stages of ASIC development.Qualifications8+ years of experience... 

    Axiado Corporation

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer... 
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...advanced LLM in modern data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop and execute... 

    CyberCoders

    Santa Clara, CA
    4 days ago
  • $101k - $162k

     ...Sign-In before you apply.Job Description:ASIC Verification EngineerHigh Speed Interconnect...  ...chip architecture, microarchitecture and design specification.• Develop advanced...  ...a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K)... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    3 days ago
  • $210.6k - $305.1k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...guidelines and IP placement constraintsCollaborate with the system and package design teams to understand the requirements and incorporate... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $116k - $189.75k

     ...us today. The GPU clocks group is looking for an exceptional ASIC Clocks Verification Engineer. The team is responsible for crafting...  ...aspects of GPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $140k - $200k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...Minimum of 5-10 years of experience in ASIC verification for complex digital systems...  ...200,000 annually. The total compensation packaged will be determined by various factors such... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    5 days ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification...  ...this role, you'll partner closely with design, architecture, and software teams to validate...  ...efforts Track project milestones, manage verification deliverables, and proactively... 
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    2 days ago
  • $136k - $218.5k

     ...of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking...  ...on-chip. What You'll Be Doing: As a key member of our ASIC Verification team, you will verify the design and implementation... 
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

     ...Clara Full time JR2015202 We are now looking for a SoC ASIC Verification Engineer New Grad ! NVIDIA is seeking to hire a verification...  ...demands of next generation CPU. Work with architects, RTL designers, FPGA, emulation engineers to ensure that verification... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  • $220k - $250k

     ...the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture,...  ...development, and technical execution for complex ASIC/SoC programs. This role combines deep...  ...or first-silicon efforts Exposure to packaging (flip-chip, bump planning, IO constraints... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • AMD in San Jose, CA is seeking a Design Verification Engineer Lead to advance FPGA/ASIC IP verification. You will work across architecture, IP design, physical design and firmware teams to ensure first-pass silicon success for high-speed IP solutions. You bring deep UVM... 

    AMD

    San Jose, CA
    16 hours ago
  • $121.9k - $195k

     ...Mixed-Signal Lead with a strong digital design and architecture background to lead the development...  ...: 8+ years of professional digital ASIC design experience.RTL Mastery: Deep...  ...a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K)... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    1 day ago
  • $167.7k - $245.2k

     ...boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    5 days ago
  • Advanced Micro Devices (AMD) seeks a Design Verification Engineer Lead in the AECG Group based in San Jose, CA. You will lead front-end design and integration efforts for FPGA/ASIC IP verification and first-pass silicon success for PCIe and CXL-based solutions. You will... 

    Advanced Micro Devices

    San Jose, CA
    4 days ago
  • $150.4k - $277.6k

     ...for implementing complete chip design from netlist to tapeout....  ...be familiar with aspects of ASIC integration including floorplanning...  ...block integration, and package interactions. Familiar with a...  ...detailed understanding of database management issues is required. From a... 
    Temporary work
    Relocation

    Apple Inc.

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Package Design Manager. Be the first to apply!