Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC Place-and-Route Product Engineer

Cadence Design Systems Inc

Cadence Design Systems in California is seeking a Product Engineer to drive development of advanced chip design software tools. You will provide place-and-route expertise to Cadence customers and internal teams and collaborate with R&D, application engineering and product marketing.

The role requires a BS in Electrical Engineering with at least seven years in digital implementation, strong VLSI, timing analysis, clock tree synthesis and signoff at 7nm and below, plus experience with EDA tools

#J-18808-Ljbffr
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Place-and-Route Product Engineer in San Jose, CA vacancy
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented...  ...DFT IPs for our next-generation SoC products. You’ll help drive innovation across...  ...domains such as clocking, STA, place & route, and power optimizationExperience in... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer...  ...-focused company impacting product lines ranging from consumer graphics...  ...improvement opportunitiesSolve timing and routing congestion issues with physical and... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • $163k - $236k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...stages like floorplanning, place and route, and timing closure).Experience...  ...contribute to the innovation behind products loved by millions worldwide,...  ...AI/ML-driven systems.As an ASIC Physical Design Engineer,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  •  ...Lumilens is seeking a Senior Physical Design Engineer to join our silicon design team, developing high‑performance ASICs on 5nm and 3nm TSMC nodes. You will own physical implementation...  ...in floorplanning, placement, CTS, routing, and RC extraction is essential, along with... 
    Senior

    Lumilens

    San Jose, CA
    3 days ago
  • $156.4k - $253k

     ...you are, you’re in the right place. Who We Are In order to...  ...About the Role Join our ASIC team and help deliver the digital...  ...and physical‑design engineers to hit aggressive performance...  ...ownership, shipping 2+ chips to mass production. ~ Expert SystemVerilog RTL... 
    Senior
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    2 days ago
  • $200k - $290k

     ...inference.About The Role:As a senior front-end design engineer, you will be a key part...  ...from concept to production, addressing the unique challenges...  ...toolchain, including Place and Route, Floor planning and Timing...  ...Experience managing external ASIC vendor through product... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    6 days ago
  • $129.2k - $209k

     ...passionate as you are, you’re in the right place.Who We AreIn order to be the...  ...SummaryYour Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in...  ...groundbreaking next-generation firewall products meet or exceed industry-leading requirements... 
    Senior
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    5 days ago
  •  ...in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the...  ...performance ASICs/SoCs, including floorplanning, CTS, routing, and timing closure across MMMC scenarios. You will collaborate... 
    Senior

    QUALCOMM, Inc.

    Santa Clara, CA
    3 days ago
  • $167.7k - $245.2k

     ...central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in...  ...future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc

    San Jose, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...a highly skilled Senior ASIC Design Engineer to lead the design and development of advanced...  ...complex ASIC projects from concept to production.Develop RTL code using Verilog and... 
    Senior

    CyberCoders

    Santa Clara, CA
    6 days ago
  • $136k - $218.5k

     ...to do their best work. Come join the team and see how we can make a lasting impact on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:As a member of our Memory Subsystem Design team, you will collaborate... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented...  ...of GPU and other ASICs targeted at the desktop, laptop...  ...of delivering designs to production is a requirement.Shown...  ...extraction and correlation, place/ route and tapeout solutions.To... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    8 days ago
  • $136k - $218.5k

    The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    8 days ago
  • $136k - $218.5k

     ...dynamic, technology-focused company impacting product lines ranging from consumer graphics to...  ...to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  ...preferred as is a deep understanding of ASIC design flow including RTL design and verification... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $133k - $180k

     ...center, campus and routing environments. What...  ..., such as Best Engineering Team, Best Company...  ...networking and Ethernet products used in enterprise...  ...high-pin-count ASICs and FPGAsOptical...  ...loadsStrategically place decoupling capacitors...  ...level: Mid-Senior LevelIndustry: Computer... 
    Senior
    Flexible hours

    Arista Networks

    Santa Clara, CA
    8 days ago
  •  ...advancements. Responsibilities: Lead ASIC front-end physical design and engineering workflow development for generative AI inference products. Guide and assist colleagues in...  ...teams with understanding of clock trees, routing, DRC, LVS, and metal fill until artwork... 
    Senior
    Full time

    Anysilicon

    Sunnyvale, CA
    10 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This...  ...in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    8 days ago
  •  ...Annapurna Labs, part of Amazon, seeks an ASIC Physical Design Engineer in Cupertino to drive floorplanning, placement, integration, and tapeout for advanced SoCs. You will collaborate with the FE team to translate RTL into robust physical designs, and lead DV/verification... 
    Senior

    Amazon

    Cupertino, CA
    3 days ago
  • $164.47k - $232.19k

     ...design and manufacture silicon products that empower people's...  ...Impact:As a GPU Physical Design Engineer, you will play a critical role...  ...flow, including synthesis, place and route, timing analysis, and...  ...experience.Experience with ASIC design flows such as floorplanning... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    6 days ago
  • $138k - $206k

     ...with both hardware and software engineers to identify and address the...  ...clock tree synthesis (CTS), and routing.Drive block- and full-chip-...  ...implementation — synthesis, floorplanning, place-and-route, clock tree...  ...timing closure — for complex ASIC/SoC designs.Proficiency with... 
    Senior
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    7 days ago
  • $150k - $250k

     ...power next-generation AI and data center infrastructure. Our products enable high-performance optical connectivity and next-...  ...and modems. Celero is seeking a highly skilled and motivated ASIC Design Engineer to join our team and contribute to the development of advanced... 
    Senior
    For contractors

    Celero Communications, Inc.

    San Jose, CA
    1 day ago
  • $186k - $407k

     ...faster than ever.Principal ASIC Design EngineerAbout...  ...Principal ASIC Design Engineer, you will be the...  ...a deliberately small, senior team — united around the...  ...participate directly in place-and-route and physical...  ...leveraging AI tools for productivity across design, debug,... 
    Full time
    For contractors
    Local area
    Immediate start

    Micron

    San Jose, CA
    6 days ago
  • $207k - $230k

     ...As an Astera Labs STA Physical Design Engineer, Senior Principa l you will play a crucial...  ...Astera Labs' portfolio of connectivity ASICs used in the world's leading cloud service...  .... ~ Strong knowledge of synthesis, place-and-route, extraction, and equivalence checking... 
    Senior
    Flexible hours

    Astera Labs

    San Jose, CA
    4 days ago
  • $250.6k - $362.6k

     ...powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations...  ...: Floorplan, Power Grid plan, place and route, static timing analysis...  ...Bachelor’s degree in Engineering and 15+ years of ASIC related experience, Master’s degree... 
    Full time
    Temporary work
    Flexible hours

    020 Cisco Systems, Inc.

    San Jose, CA
    1 hour ago
  • $125.7k - $203.1k

     ...powering Cisco’s core Switching, Routing, and Wireless products for organizations globally....  ...As a Physical Design Engineer, you will play a key role in...  ...floor planning, place and route, clock and power...  ...work experience should be in ASIC Physical Design, ASIC design... 
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $143.8k - $230k

     ...Sign-In before you apply.Job Description:We are looking for an ASIC Implementation Engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    7 days ago
  •  ...NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications... 
    Senior

    AnySilicon

    Santa Clara, CA
    5 days ago
  •  ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture... 
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions... 
    Senior

    Qualcomm

    Santa Clara, CA
    16 hours ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part...  ...impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC Place-and-Route Product Engineer. Be the first to apply!