Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Efficiency Engineer

$116k - $189.75k
Full-time

NVIDIA

We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. Join our dynamic team today! What you'll be doing: Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency. Understand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvements. Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets. Collaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs. What we need to see: Bachelors Degree in EE or CE or equivalent experience. 2+ years of experience. Proficiency in SystemVerilog or similar HDL. You have a solid understanding of logic design and computer architecture. Strong interpersonal skills are required along with the ability to work in a diverse product oriented team. Ways to stand out from the crowd: Pipeline processor or deep learning accelerator design/architecture experience Performance verification, low power or physical (synthesis/VLSI) design experience Scripting knowledge in Python/Perl NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you! Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until June 6, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about

NVIDIA.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the ASIC Design Efficiency Engineer in Santa Clara, CA vacancy
  • $116k - $189.75k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next‑generation mobile, embedded and datacenter platforms. This position offers the opportunity to have... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $138k - $198k

    ASIC Design Verification Engineer, AI and Infrastructure Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...optimizing tools, flows, and methodologies to improve efficiency. Experience with scripting languages (Python or Perl).... 
    Suggested
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    3 days ago
  •  ...role: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial...  ...manage regression suites, optimizing simulation speed and efficiency. Formal Verification: Utilize formal verification techniques... 
    Suggested

    Avicena Inc.

    Sunnyvale, CA
    3 days ago
  • $147.4k - $272.1k

     ...Technologies group, you’ll help design our next-generation, high-performance, power-efficient system‑on‑chips (SoCs). You will...  ...Description As a Pixel IP DMA Design Engineer in the Pixel IP team, you will...  ...in multimedia IP/SoC front‑end ASIC RTL design Tight‑knit... 
    Suggested
    Relocation

    Apple Inc.

    Sunnyvale, CA
    5 days ago
  •  ...innovative technology and dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU products. These...  ...and implementing high-performance, area, and power-efficient RTL to meet strictly defined development targets and specifications... 
    Suggested
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $153.2k - $229.8k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary:...  ...this is where you come in as an ASIC Design Verification Engineer. The team...  ...automation to improve verification efficiency. Qualifications: Minimum 3 years... 
    Work experience placement

    Qualcomm

    Santa Clara, CA
    1 day ago
  •  ...intelligent machines from the ground up. Job Description: ASIC Design Engineer In this role, you will be part of the core team...  ...requirements. Responsibilities RTL Design: Implement high-efficiency logic modules using SystemVerilog/Verilog, focusing on AI-specific... 

    Black Sesame Technologies Inc

    San Jose, CA
    2 days ago
  • $165k - $241.4k

     ...and high-performance Silicon ASICs. Our silicon devices drive the...  ...of advanced IC package design and heterogeneous system integration...  ...to a multi-disciplined engineering team to meet the power, performance...  ...re-usable code that promotes efficiencies in new ways Influence... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    3 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $106.4k - $172.15k

     ...solving, stronger relationships, and the kind of precision that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed... 
    Full time
    Work at office

    Palo Alto Networks, Inc.

    Santa Clara, CA
    5 days ago
  • $165k - $241.4k

     ...silicon team provides a unique experience for ASIC engineers by combining the resources offered by a...  ...functional initiatives to improve verification efficiency, quality and coverage at scale. Influence ASIC architecture and design to enable robust verification and high-... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco Systems, Inc.

    San Jose, CA
    1 day ago
  •  ...Azure, and Oracle. THE PERSON We are seeking a high‑impact MTS Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs. The ideal candidate brings hands‑on verification... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  •  ...Micro Devices in San Jose, California is looking for a Senior ASIC Design Engineer. You will be responsible for the complete RTL design...  ...development cycle. This role offers challenges in designing power-efficient systems using the latest technologies. Join AMD to innovate... 

    Advanced Micro Devices

    San Jose, CA
    1 day ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team,...  ...capabilities to improve lives, business efficiencies and build a smarter planet. This means... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    28 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  •  ...Sunnyvale, California, is seeking a skilled engineer to join their wireless silicon development team. This role involves defining ASIC microarchitecture and collaborating across...  ...relevant industries, with expertise in ASIC design flows and cross-functional collaboration.... 

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  •  ...impact - we want to talk to you. What you’ll do As a Senior ASIC Design Verification Engineer, you will be responsible for verifying critical blocks...  ..., and data‑driven insights to maximize verification efficiency and quality. Drive verification excellence through established... 
    Flexible hours

    Persimmons

    San Jose, CA
    5 days ago
  •  ..., we advance your career. THE ROLE AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring...  ...designs, and be able to automate these processes for increased efficiency. Proficiency in both front‑end (RTL) and back‑end (... 

    Advanced Micro Devices

    San Jose, CA
    1 day ago
  • $126.7k - $190.1k

    Company Qualcomm Atheros, Inc. Job Area Engineering Group, Engineering Group > ASICS Engineering General Summary Qualcomm-Atheros, a.k.a. QCA is a wholly...  ...infrastructure, chip level verification and employ best‑in‑class Design and verification methodology. Responsibilities The... 
    Work experience placement
    Work from home
    Night shift

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $110k - $300k

     ...technology, we deliver highly efficient solutions for AI computations,...  ...centers. Our talented team of engineers and industry‑leading executives...  ...opportunities? Join our team! Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust... 

    TETRAMEM INC

    San Jose, CA
    1 day ago
  •  ...career. THE ROLE: Join AMD's Silicon Design team to design and develop cutting‑edge...  ...embedded products. As a Senior ASIC Design Engineer, you will own the complete RTL design...  ...design quality checks, and enhance team efficiency throughout the design flow. Cross‑Functional... 

    Advanced Micro Devices

    San Jose, CA
    5 days ago
  • $250k - $290k

    Piper Companies is looking for a Senior ASIC Design Engineer to join a cutting-edge AI networking company onsite in Saratoga, CA Monday - Friday...  ...analysis to ensure optimal throughput, latency, and power efficiency. Collaborate with RTL, Verification, Physical Design, and... 
    Monday to Friday

    Piper Companies

    Saratoga, CA
    1 day ago
  • Advanced Micro Devices is seeking an ASIC Design Engineer for their Santa Clara office. This role involves contributing to the design of high-performance network chips, collaborating with multiple engineering teams to achieve silicon success. Candidates should possess... 
    Work at office

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  • Advanced Micro Devices in Santa Clara is looking for a skilled engineer to contribute to ASIC design for high-performance network chips. You'll work within the NTSG ASIC Design Team focusing on achieving first-pass silicon success through collaboration with architecture... 

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

    We are now looking for an ASIC Design Engineer. NVIDIA is seeking best‑in‑class ASIC Design Engineers to design and implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting... 

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago
  • $126.7k - $190.1k

    Qualcomm is seeking a skilled ASIC designer to join their Santa Clara team. This role requires significant experience in micro-architecture and design integration, with hands-on responsibilities throughout the ASIC lifecycle. Successful candidates will collaborate closely... 

    Qualcomm

    Santa Clara, CA
    5 days ago
  •  ...advance your career. THE ROLE: You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a member...  ...architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE PERSON: A... 

    Advanced Micro Devices

    Santa Clara, CA
    5 days ago
  • $170k - $230k

    SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates... 

    jobr.pro

    Sunnyvale, CA
    5 days ago
  • $153.2k - $229.8k

    Qualcomm is seeking an experienced ASIC Engineer to drive the development of high-performance IP for world-class products in Santa Clara,...  ...candidate should have at least 4 years of experience in ASIC design and possess a relevant degree. Responsibilities include defining... 

    Qualcomm

    Santa Clara, CA
    5 days ago
  •  ...satisfy functional, physical and testing design requirements. Engage with multiple teams...  ...teams. Get involved in end-to-end cycle of ASIC execution starting from micro‑arch,...  ...bring‑up. Qualifications BS in Electrical Engineering or equivalent experience (MS preferred) 3... 
    Work experience placement

    NVIDIA Gruppe

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Efficiency Engineer. Be the first to apply!